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SUUlUlary 
In a switched reluctance (SR) drive, the transfer of the de-fluxing energy in stator 
windings back to the dc-link results in a large dc-link capacitance. This limits its 
applications where weight and size of the drive are restricted. This thesis describes a 
control technique for the dc-link capacitance minimisation in an SR drive. The 
proposed control technique maintains the constant power transfer between the de supply 
and the H-bridge converter. The average dc-link current over a switching period is kept 
constant. 
When the output of the integrator, i.e., the average dc-link current, reaches a predefined 
value proportional to the torque demand, appropriate switching takes place. This is 
achieved by integrating the dc-link current in each switching period. This technique is 
called dc-link current integration control (DLCIC). The de-fluxing current from the 
outgoing phase is not fed back to the dc-link capacitor. Instead, it is transferred to the 
incoming phase to prevent a negative dc-link current, which causes a fluctuation in the 
capacitor voltage. 
Extensive simulation studies of the DLCIC and other techniques reported in literature 
have been performed and the simulation results from DLCIC are compared with those 
from other techniques such as Hysteresis Current Control (HCC) and Pulse Width 
Modulation Current Control (PWMCC). It has been shown that the peak-to-peak 
voltages across the dc-link capacitor from DLCIC are the lowest amongst other 
techniques. 
The operational speed range of the DLCIC is determined and the optimal tum-on and 
turn-off angles are proposed. Filter components under the DLCIC operation has been 
designed and compared with the filter for HCC. It is shown that the weight of the filter 
for DLCIC is far lower than that for HCC. The proposed control technique have been 
validated by experiments. The experimental results show that at the dc-link voltage 
ripple which results from DLCIC is much lower than that from HCC. This 
demonstrates that DLCIC can minimise the dc-link capacitance in an SR machine drive. 
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Chapter 1 
Introduction 
1.1 Introduction 
The interest in switched reluctance (SR) machines has increased during the last forty 
years. With the advanced technologies in the power electronics devices and controls, 
the SR machines are prevalently utilised as an alternative to conventional electrical 
machines such as induction or brushless DCIAC machines. [1.1-1.5]. The SR machines 
possess many advantages [1.3-1.16]. For example, their configuration and winding 
structure are simple. These make the construction process and the machines themselves 
economically comparing to classical machines with the same power. Moreover, due to 
no rotor magnet and no commutator, SR machines lead to low maintenance and high 
reliability. Since the current of SR machines is unipolar, the converter used to feed the 
currents is simple and independently controlled by each phase of the converter. All of 
these are the fault tolerance features which are attractive to safety critical applications 
such as aircraft and electric vehicles [1.15-1.24]. Even in a fault condition, the drive 
system can be reconfigured to operate continuously. 
1 
Due to the highly nonlinear relationship between machine torque and phase currents, 
torque ripple and acoustic noise are the main disadvantages of SR machines. These 
problems have been well documented in most SR machine literatures. Other issues 
associated with SR machines are also widely researched such as the improvement of 
power electronics drives [1.25-1.28] and the dynamic response of the phase current 
control [1.29-1.32]. However, there is a further problem with SR machine drives, that 
is, the use of the dc-link capacitor making them less reliable, bulky and heavy [1.24]. 
The dc-link capacitor is installed to buffer the energy between a converter and a de 
supply. It also reduces the ac harmonic drawn from into the de supply source [1.76]. 
Those functions lead to the excessive size and weight of the dc-link capacitor bank. If 
the dc-link capacitance can be minimised the SR machine drives will be compact, light-
weight, and more reliable. Many researches have been attempting to reduce the dc-link 
capacitance. Minimising capacitance is particularly important in applications such as 
aerospace system where electrolytic capacitor cannot be used because of reliability 
requirements. In these applications, it is necessary to use film capacitor which are much 
less energy density, as describe in Section 1.3. 
In a SR machine drive with AC supplies the capacitor of the front-end converter is 
claimed to be reduced in [1.33-1.35] by controlling the front-end converter. In [1.36-
1.39], the dc-link capacitance is reduced by a power factor correction. However, the 
power conversion or PFC circuits are added into the system. This increases the system 
cost and compromises the system efficiency. 
In this research, a de voltage supply as the energy source for SR machine drives is 
considered, and an asymmetric H-bridge converter is employed to keep the benefits of 
the fault tolerance of the SR converter circuit. The control technique to reduce the dc-
link capacitance via the H-bridge converter is addressed in this thesis. This chapter 
describes the basic principles of the switched reluctance machine, the torque production, 
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the converter, the basic operation, and the dc-link capacitor voltage. Then, the 
organisation of the thesis are illustrated. 
1.2 Basic Structure of SR Machine 
Switched reluctance machines have salient poles on both stator and rotor. Figure 1.1 
shows the structure of a switched reluctance machine with 12 stator poles and 8 rotor 
poles. 
rotor pole 
phase winding --+-+ 
stator pole 
Figure 1.1: Switched reluctance machine structure 
The windings are placed on the stator. The rotor consists simply of the ferromagnetic 
poles and back-iron. At stator poles, the current is fed through the phase winding. The 
electromagnetic field is produced to draw the rotor poles which are moved to align with 
the stator poles. The electrical energy from the phase windings is released and 
converted into mechanical energy. After that, the next phase winding, which is called 
incoming phase, is fed by the electrical energy and the rotor poles moves to the next 
stator poles. The rotor is moved by the sequence of the energised phase windings. This 
procedure is similar to the procedure of the stepper motor. However, the control loop of 
the stepper motor is an open loop and no position feedback while the SR machine is a 
close loop control with the rotor position sensor. In Section 1.2, the basic theories about 
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the SR machine, such as the electromagnetic equations, the torque production, the 
conduction state, the control methods and the converter circuit, are described. 
1.2.1 Electromagnetic Equations 
From Faraday's law, the voltage of the phase winding of the SR motor is represented as 
where 
Vt is terminal voltage of the phase winding 
Rph is the resistance of the phase winding. 
iph is the phase current. 
IfI is the flux linkage. 
(1.1 ) 
When the phase current is multiplied into both side of (1.1), the equation can be written 
as (1.2). 
. V ·2 R . dlfl 
Iph I =lph ph +lph-dt 
(1.2) 
The term on the left hand side is the instantaneous electrical input power. On the right 
hand side, term of i2R is copper loss and the last term is the power of the stored field 
energy and the mechanical energy. This can be write in an energy equation as, 
where 
We is electrical input energy. 
Loss is the copper loss in the winding. 
Wf is the stored field energy. 
Wm is the mechanical output energy. 
(1.3) 
Figure 1.2 illustrates the flux linkage and current relationship of an electromagnetic 
system. The shaded area is called stored field energy, Wfi which is defined as 
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\V, 
Wf = f i(Ij/,B)dlj/ (1.4) 
o 
Flux linkage, \jI 
Stored field energy, Wf 
Current, i 
Figure 1.2: Definition of stored field energy 
The flux linkage - current curve can be applied with the SR machine operation as in 
Figure 1.3. An SR motor moves from one position (Bon) to another position (Bojj) with a 
constant current. At the beginning, the electrical energy is fed to the terminal winding 
of the SR machine. The phase current rises from 0 to iph. Then, the phase current is 
controlled to be constant. The rotor moves from Bon to Bojj. The flux linkage also moves 
from the flux level at Bon, \If(8on), to the flux level at Boff, \If(8off). The input energy from 
the start until this point is equal to the area in the red trapezoid, area 0 Bon Boffj1(8 off), 
which is also equal to the right side term of (1.3) when loss is neglected. After that, the 
phase current is ejected and the stored field energy at Bojj is also discharged. The 
discharged energy, called de-fluxing energy, is equal to the area in the shade w.r and the 
mechanical energy is equal to the area in the loop o Bon Bojj. 
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Figure 1.3: Energy conversion loop of SR motor 
From Figure 1.3, it can be seen that the characteristic of the flux linkage \If is nonlinear 
where the stored field energy and the mechanical energy are not easy to calculated. For 
the purpose of illustration, the flux linkage may be assumed to be linear and unsaturated 
flux, as shown in Figure l.3. 
Without loss of generality, the flux linkage is defined as the product of the inductance 
and the current, the equation of the flux-linkage can be expressed as 
If/(B,i) = L(B,i)· i 
where L(8,i) is the phase inductance at the position Bwith the current i. 
The stored field energy Wj in Figure 1.3 is estimated as 
W =~L(B i)·i 2 
f 2 ' 
Thus, the rate of change of the stored field energy can be described by 
dW
J 
d[~ L(B,i).i' ] 
=--=----= 
dt dt 
L(B .) .di 1 .2 dL(fJ , i ) = 1 ·z-+-[ 
, dt 2 dt 
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(1.5) 
(1.6) 
(1.7) 
In order to derive the phase inductance profile in the power equation (1.2), (1.1) is 
converted as a function of the rotor position and the phase current in (1.8) 
(1.8) 
From (1.5), 0'1/ is defined as the phase inductance L(8,i) and term 0'1/ o() is the back 
oi o() ot 
electromotive force (EMF). Then, (1.8) can be adapted to (1.9) 
V . R L(()') diph . dL((),i) t = 1 ph ph + ,1 dt + 1 ph dt (1.9) 
When (1.9) is multiplied by the phase current and the power equation can be presented 
as (1.10) 
dW . V ·2 R L(()')' diph ·2 dL((),i) e = 1 ph t = 1 ph ph + , 1 . 1 ph dt + 1 ph dt 
(1.10) 
-.2R L(()·).· di ph !.2 dL((),i) !.2 dL((),i) 
- 1 ph ph + , 1 1 ph dt + 2 1 ph dt + 2 1 ph dt 
From (1.7) and (1.10), it can be seen that the rate of change of the stored field energy is 
a part of the power equation such that 
d[! L((),i)' i~h] 
dW = i2 R + 2 +!i2 dL((),i) 
e ph ph dt 2 ph dt 
= Loss + dWf + dWm 
From the definition of the general torque in (1.12) 
T=dWm 
d() 
Torque per phase of SR machine is described that 
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(1.11) 
(1.12) 
T -li2 • dL(B,i) dt 
ph - 2 ph dt dB 
1 .2 dL(B,i) 
=-1 2 ph dB 
(1.13) 
where Tph is the torque per phase of the SR machine 
1.2.2 Torque Production 
Generally, the torque production equation of SR machines does not fit with the d-q axis 
torque equation as ac motors [1.40]. The torque of SR machines is produced by the 
propensity of the rotor poles to align with the stator poles to shorten the flux linkage 
distance. When the electric current flows in the stator phase winding, the stator poles of 
that phase produce the flux linkage. The nearest rotor poles are drawn to align with 
those stator poles, and the inductance of the machine phase rises. The relationship 
between the inductance, the movement of the rotor, and the phase current is 
schematically presented in Figure 1.4. In this figure, Bon is the position that the phase 
current starts to rise or the starting point of the dwell period. At BOfj, the phase current 
starts to discharge since it is the end of the dwell period. The relationship between the 
rate of the change of the phase inductance and the machine torque is explained as 
followed. 
When the edge of the rotor pole aligns with the edge of the stator pole, as shown in 
Figure 1.S(a), the phase inductance at Bm starts to rise. When the rotor moves to the 
position where the stator pole is in the border of the rotor pole, Figure 1.S(b), the 
increment of the phase inductance is ceased at the maximum inductance, La. When the 
centre of the rotor pole moves to the align position with the centre of the stator pole, in 
Figure 1.S(c), that position is called the align position, Ba. Then, if the rotor rotation 
continues the rotor pole and the stator pole are apart. The edge of the stator pole and the 
edge of the rotor are aligned again, in Figure 1.S(d). The phase inductance starts to 
decrease. When the inductance stops decreasing, the rotor pole is completely separated 
from the stator pole. The phase inductance is at the minimum, Lu. For this reason, the 
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direction and the amplitude of the machine torque rely on the changing rate of the phase 
inductance. 
La ----------
Lu ---------'------...-+-~ 
Oaf! Oa 
U Stator pole 
SL Rotor pole 
Figure 1.4: Relationship among phase current, phase inductance, and rotor position 
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Figure 1.5: Stator and rotor movement 
The relationship among the ideal phase inductance, the phase current and the phase 
torque is presented in Figure 1.6. The phase current, iph, is fed constantly in an 
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electrical cycle, from Bu to Bu. If the slope of the phase inductance is positive, the phase 
torque is positive at + Tph• This torque is called the motoring torque. On the other hand, 
if the slope of the phase inductance is negative, the phase torque is negative at -Tph . 
This torque is called the generating torque. If the slope of the phase inductance is zero, 
the phase torque is zero. To obtain the continuous motoring torque, the phase current is 
excited during the increasing inductance region from one phase to another phase, as 
shown in Figure 1.7. In a three-phase motor, the excitation phase currents of phase 1 
(lphl), phase2 (Iph2) and phase3 (lph3) are fed consecutively. The machine torque is 
produced from the summation of those phase torque. 
L(fJ) 
~--~--------~---------------'fJ 
~ ~ ~ ~ 
(a) 
(b) 
T 
+ Tph -------------r------., 
- Tph ________________________________________________ .1--____ ...... 
(c) 
Figure 1.6: Relationship among (a) phase inductance, (b) phase current, and (c) phase 
torque 
The machine torque is the summation of the rate of change of energy from each 
machine phase with the position, as expressed by 
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n aw (e i ) 
T ( e, i ph) = I m 'ph 
ph=l ae 
where 
T is torque of a machine phase. 
Wm is the mechanical output energy of each phase. 
lph is the phase current. 
e is the rotor position of the phase. 
n is the number of the machine phase. 
(1.14) 
To simplify (1.14), the linkage flux is assumed to be non-saturable and linear. The 
simplified instantaneous torque equation becomes 
n 1 dL 
T(e,i) = I - i~h ~ 
ph=l2 de 
( 1.15) 
where Lph is the phase inductance. 
L 
(a) e 
1~ 11 Iphl 
(b) e 
T~ 1 1 Tphl 
(c) e 
ll~11 
(d) e 
Figure 1.7: Ideal phase inductance (a), phase currents (b), phase torques (c) and 
machine torques (d) 
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Practically, the inductance, the phase current, the phase torque and the machine torque 
are not ideal, since the magnetic flux of SR machines is non-linear. The phase 
inductance does not increase and decrease linearly with the rotor position, as shown in 
Figure 1.8. The figure shows the simulated inductance, phase currents, phase torques 
and the machine torque in a practical case. The inductance in Figure 1.8 is not like an 
ideal trapezoid inductance, as shown in Figure 1.7. Further, the phase currents cannot 
keep flat and smooth. The phase torques are also slightly different from the ideal 
waveform. Consequently the machine torque (fl'ph) of the practical waveform has large 
ripple. 
100 ,----,------,----,-----------,----.---,--,---------,-----,---,---------,-------, 
/'/VV\/\. 'V'./VV' VV\i\ . 
I h3 
P '" ~ 
Figure 1.8: Practical phase inductance, phase currents, phase torques and machine 
F or decades, there are many researches proposing several methods to alleviate such 
problems. Those methods are categorised into 2 approaches. One method is to alter the 
design of SR machines, while the other is to improve the control scheme. In [1.41-
1.44], the geometric design of the stator and rotor poles is enhanced by optimising the 
pole arcs, notches, air gaps and pole tips. Although these have been more or less 
achieved to reduce the torque ripple, some expenses, such as average torque and motor 
weight, are sacrificed [1.42]. For the control scheme, those methods are categorised 
into the following groups: 
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Current or flux waveform profiling: This method is a conventional way to minimise the 
torque ripple of SR machines [1.45]. The phase current waveform is calculated for a 
smooth torque before being installed into the control memory. Then, the pre-calculated 
phase current waveform is tracked during the machine operation. Sometimes flux 
linkage is used instead of the phase current [1.46]. In the calculation process, the 
optimisation, the torque sharing profile, or the overlapping between the phase currents 
are used to reduce the torque ripple [1.47-1. 5 5]. However, at the low inductance slope 
region, high peak current may occurs. In [1.56], both current and voltage waveforms are 
optimised to prevent the spike voltage. 
Feedback control: This method is to use feedback control to reduce the torque ripple. 
The machine parameters are directly and indirectly fed back to the controller and the 
demand torque is adjusted to eliminate the torque ripple. In [1.57-1.58], the torque is 
directly measured and fed back to the torque hysteresis controller. On the other hand, 
the machine torque is estimated and controlled by measured phase currents and 
positions in [1.59-1.60]. In [1.61], the co-energy is used to calculate and control torque. 
In [1.62], the flux linkage feedback is employed and linearly determined by measuring 
the machine position and phase currents. Still, the estimated toque is complex and 
inaccurate. 
Intelligence control: In this method, iterative learning, fuzzy logic, and neutral network 
are applied to control the SR machines. In [1.63-1.64], the iterative learning control is 
used in learning process with the feedforward compensator. The production of the 
learning control is the current profile for minimum torque ripple. For fuzzy logic, it is 
used in various parts of the machine control. In [1.65], the fuzzy logic is used to find 
the optimal tum-off angle to minimise the torque ripple. Sometimes it is used to 
generate the demand current in the current loop [1.66] or generate the torque demand in 
the speed loop [1.67]. The neural network is used in torque estimation learning process 
in [1.68-1.69]. The torque estimator is created and employed in the experiment. 
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Nevertheless, due to the complex computation, the intelligence control is slow and not 
good in the dynamic response. 
Other control: Cheok [1.70] presents a control method which uses flux and current to 
control SR machines. The space voltage vector from ac machines is applied to SR 
machines. In [1.70], it is claimed that the benefits of this technique are no need for 
torque and current profile or complex computation. The torque ripple is automatically 
reduced. However, the torque estimation module is used and only three-phase machine 
can be applied. 
1.2.3 Soft Chopping, Hard Chopping and Conduction State 
Current chopping is a method for feeding the electrical current into the SR machine 
phase winding. This is usually achieved using a half bridge circuit as shown in Figure 
1. 9. In [1.71], chopping is classified into 2 types: soft chopping and hard chopping. 
Each type includes several conduction states. However, in this thesis, the chopping is 
classified as an individual conduction state. Three conduction states of the chopping are 
described. The first state is called 'turn-on' state, as shown in Figure 1.9(a), when S],n 
and S2,n are turned on. The current flows into the phase winding. The second state, in 
Figure 1.9(b), is called 'soft turn-off' in which S2,n is turned on and S],n is turned off. 
The phase current freewheels within the converter and the phase winding. The third 
state, in Figure 1.9(c), is called' hard tum-off' when both Sl,n and S2,n are turned off. 
The phase current is discharged from the phase winding. 
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I S2,n ~ I S2,n / S2,c 
(a) Tum-on (b) Soft tum-off (c) Hard tum-off 
Figure 1.9: Switch conduction states 
1.2.4 Current Control and Voltage Control 
In this thesis, there are 3 types of conventional methods used to control SR machines: 
hysteresis current control (HCC) [1.3], pulse-width modulation current control 
(PWMCC) [1.50] and pulse-width modulation voltage control (PWMVC) [1.90]. 
In HCC, the phase current is controlled to swing up and down in a narrow band, which 
is called hysteresis band, as shown in Figure 1.10. The starting point to control the 
phase current is the tum-on angle (Bon). At Bon, the phase converter is in the 'tum-on' 
state. The phase current rises fast until it reaches the upper limit of the hysteresis band. 
Then, the soft tum-off state occurs in the converter. The amplitude of the phase current 
is gradually dropped until the lower limit of the hysteresis band. The converter is 
changed to the tum-on state again. This process is repeated and stopped at the tum-off 
angle (Bofj). The converter is in the hard tum-off state. The phase current is discharged 
from the phase winding. The period from Bon to Bofj is called the dwell period. 
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Figure 1.10: Phase current controlled by BCC 
After passing the dwell period, that phase is called the outgoing phase and the next 
phase is called the incoming phase. The phase current of the outgoing phase is 
discharged and the phase current of the incoming phase is charged. The period from 80 [[ 
to the end of the phase current of the outgoing phase is called the commutation period. 
Pulse width modulation (PWM) is a common technique for current control and voltage 
control of motors. The difference between PWMCC and PWMVC is a duty cycle. The 
duty cycle in PWMVC is constant during the dwell period while that in PWMCC is 
varied and is controlled by a PI controller. PWMCC is used in Chapter 2 for comparing 
the simulation results with other techniques when the dwell period is equal to the stroke 
period. The stroke period is found from (1.16). It is noticed that when the dwell period 
is equal to the stroke period, there is no overlap between the dwell period of each phase. 
where 
360 
&=---
Nph xNr 
& is stroke angle in degree unit. 
Nph is the phase number of the SR machine. 
Nr is the number of the rotor poles. 
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(1.16) 
The PWMVC is used when the optimal tum-on angle can be applied since the 
beginning period which the phase current rises from zero to the demand current is 
longer than that ofPWMCC. PWMVC is applied in Chapter 3 for the flux analysis. 
1.2.5 Power Converter Circuit 
The function of the converter is to apply appropriate voltage to the phase winding to 
facilitate electromechanical energy conversion. The converter circuit of the SR machine 
is simpler and more robust than those of other machines since the phase current is 
unipolar. The polarity of the phase current is independent of the direction of the torque. 
The converter just supplies the current to the phase winding without considering the 
polarity of the current. The conventional converter of the SR machines is called 
asymmetric H-bridge converter which has 2 switches and 2 diodes per phase. This 
converter is designed to operate with unipolar currents. The 3-phase H-bridge converter 
for an SR machine is shown in Figure 1.11. 
+ 
PhI 
/ SI,2 
Ph2 
Figure 1.11: Three-phase H-bridge converter 
In several literature, the converter has been developed to reduce loss and cost and to 
improve the efficiency. Some of the converters are briefly described here. 
R-dump 
Figure 1.12 shows three-phase converter with a shared resistor. This converter is 
designed to reduce the number of power components. It uses one switch and one diode 
per phase. The mid point of each phase is connected to a common point via a diode. 
The resistor connected between the common point and the positive terminal of the dc 
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supply is installed to dissipated the energy which is released during the tum-off of a 
phase winding, referred to as the de-fluxing energy. The capacitor between the dump 
resistor (Rd) and the ground is snubber capacitor. It decrease the voltage spike during 
the tum-off transient. The R-dump converter is simple and easy to exploit [l.28]. 
However, the resistor results in longer time for suppressing the de-fluxing energy 
[l.71]. To correct this, the tum-off angle is shifted to be early. By doing so, the 
converter is inefficient. 
C-dump 
+ 
Ph 
1 
0---0 --1-( ~T----L..(_( 
Figure 1.12: R-dump converter 
Figure 1.13 presents the C-dump circuit. This circuit consists of 1 switch, 1 diode per 
phase and other 4 components for a buck converter and a dump capacitor (Cd). The 
function of the dump capacitor is to partially store and gradually deliver the de-fluxing 
energy to the dc supply by chopping of the buck converter [l.72]. The de-fluxing 
energy is not completely discharged to the dc supply. The recovery winding (Ld) 
receives partially the discharging energy. The discharging of the C-dump takes place 
during the turn-on period of the phase winding. 
The main advantage of the circuit is minimising the number of the switches per phase 
with independent phase current control and more efficient utilisation of energy [1.28]. 
Nevertheless, the buck converter components and the dump capacitor are large and the 
voltage across the dump capacitor has to be kept higher than the supply voltage in order 
to rapidly discharge the phase current [1.8]. 
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+ 
Figure 1.13: C-dump circuit 
Bifilar 
This type of the SR converter also has 1 switch and 1 diode per phase, as shown in 
Figure 1.14. The machine winding has to be altered to have 2 windings per phase: 
primary and secondary windings. The primary winding couples closely with the 
secondary winding. The de-fluxing energy is discharged via the secondary winding. 
The benefit of this converter is to reduce the number of the power electronic 
components by using magnetic coupling. However, the coupling is not ideal in a 
practical system. The peak voltage of the switch is twice of the supply voltage and the 
magnetic coupling between the primary and the secondary winding is imperfect [1.71]. 
High turn-off spikes occur and snubber circuits are needed [1.72]. Since the bifilar 
converter has 2 windings per phase, it increases the slot volume in the machine. This 
reduces the power density of the SR machine [1.73]. 
+ 
Ph3 
Figure 1.14: Bifilar converter circuit 
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Split dc supply 
This converter uses only 1 switch and 1 diode per phase. The advantage of this circuit 
is one switch and one diode per phase. The two-phase circuit of the split dc supply 
converter is illustrated in Figure 1.15. The dc-link capacitor is split into 2 capacitors in 
series. Half of the dc supply voltage is applied to the phase winding at any time. 
However, the voltage across the free wheeling diode is still full of the dc supply. The 
disadvantage is that the charging between the capacitors has to balance carefully and the 
soft tum-off is not possible [1.71]. 
+ + 
Vdc/2 SI / 
Ph2 
Vdc 
+ PhI 
Vdc/2 S2 / 
Figure 1.15: Split dc supply circuit 
Share switch 
Figure I.I6( a) shows the two-phase converter circuit which has 3 switches and 3 diodes. 
The number of the switches in the converter is reduced by utilising the switches 
between phases. Apart from reducing the number of power electronic components, the 
benefits of this converter is that the soft tum-off can be realised in this converter. 
However, the drawback of this converter is that the middle switch has to withstand 2 
times of the phase current. Moreover, during a commutation period, the phase currents 
are not independent since the adjoining phases cannot be fluxed and de-fluxed at the 
same time. This reduces the fault tolerance property of the converter. 
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+ 
(a) Two-phase 
+ 
(b) Four-phase 
Figure 1.16: Shared switch converter 
Due to the previous stated control problem, the shared switch converter is developed to 
a four-phase converter, as shown in Figure 1. 16(b). While phasel is de-fluxed, phase2 
can be fluxed in the same time since phase 1 is not placed next to phase2. It is placed 
next to phase3 and phase2 is placed next to phase4. Although the four-phase converter 
is developed to increase the control flexibility, the fault tolerance is still not as good as 
the asymmetrical H-bridge converter since each phase of this converter is not truly 
independent [1.71]. 
1.3 Dc-link Capacitor 
DC link capacitors (C) are mounted between a dc supply (Vdc) and the converter in SR 
machine drives, as shown in Figure 1.17. The function of the dc-link capacitor is to 
buffer the transferred energy between the dc supply and the converter and to keep the 
supply voltage stable and smooth [1.74-1.75]. In aerospace application, the drive must 
meet the military (MIL) standards of power quality at its terminals when connected to a 
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dc supply. Further details of MIL standards is in Chapter 4. It is therefore necessary to 
include series RL filter components, Rfilter and Lfilter. The function of Lfiller is to attenuate 
the supply current harmonic and that of Rfilter is to provide some damping for second 
order filter. If a long cable is used between the dc supply and the converter. the 
inductance and resistance of the cable (Lcable and Rcab/e) can be lump into RLC 
representation. 
L 
cable R cable 
c Converterl---~ 
Figure 1.17: Schematic of SR machine drive 
The basic requirements for the good dc-link capacitor include high Root Mean Square 
(rms) current capability, high operation voltage, low equivalent series resistance (ESR) 
and low equivalent series inductance (ESL), wide range of operation temperature, long 
life time, and high capacitance density [1.77-1.81]. Generally, the size of the dc-link 
capacitor of an SR machine is large since it buffers a large amount of the de-fluxing 
energy from the outgoing phase. Thus, the electrolytic capacitor is often used as a dc-
link capacitor in the SR drive due to the high capacitance density and low price. 
However, it has some drawbacks such as a short life time and low ambient temperature 
[1. 82 -1. 84]. Furthermore, it possibly explodes in failure mode [1. 85]. This makes the 
reliability of the electrolytic capacitor low. 
Film capacitors are a good alternative especially in safety critical applications since they 
have long life time expectancy, capable of ac current operation, and the self healing 
property which make it highly reliable. Yet the capacitance density of the film capacitor 
is low. Although the features per unit such as weight, volume and even price of the 
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electrolytic capacitor and the film capacitor are approximate, the capacitance of the film 
capacitor is approximately 10 times lower than that of the electrolytic capacitor [1.86]. 
This is a large obstacle to use the film capacitors in high power density applications and 
safety critical applications. The minimisation of the dc-link capacitance is therefore 
essential to resolve this problem. 
Most literatures for minimization of the dc-link capacitance consider the capacitor 
between AC system and DC system where a front-end converter is used to control the 
input voltage [1.33-1.34, 1.86-1.88]. There are only 2 papers which offer control 
method to reduce the dc-link capacitance in SR machines. The power balancing control 
during the commutation period is proposed in [1.75]. The de-fluxing energy which is 
discharged from the outgoing phase is controlled equally to the fluxing energy of the 
incoming phase. This reduces the de-fluxing energy charging back to the dc-link 
capacitor during the commutation period. The other approach addresses the reduction 
of the dc-link capacitor voltage ripple by direct control [1.89]. The dc-link voltage is 
measured and limited by a switching control technique. The details of both papers are 
described in the next chapter. 
1.4 Organisation of Thesis 
As stated previously, switched reluctance machines have many advantages due to the 
unique construction of the machine and the converter characteristics, especially in the 
aspect of the fault tolerance which is desirable for safety critical applications. The dc-
link capacitor, however, might be the weakest part of the machine drive [1.24]. The 
film capacitors have been used as an alternative since they are non-polarized and can 
operate in a high temperature ambient. However, the size and weight of the film 
capacitors are excessive. The capacitance of the dc-link capacitors should be reduced 
without compromising the SR drive performance. 
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This thesis proposes a new technique which is called dc-link current integration control 
(DLCIC). DLCIC reduces the dc-link capacitance without compromising the stability 
and power quality of the SR drive. The principle of DLCIC is to balance the power 
transfer between the dc supply and the SR converter. The average dc-link current 
during the switching period is maintained constant. When the average dc-link current is 
constant, the current drawn from the dc supply is also constant. 
The objective of this thesis is 
1) to develop the new technique, DLCIC, which is used to reduce the peak-to-peak 
dc-link voltage across the capacitor, compared to the HCC 
2) to determine optimal tum-on and turn-off angles of DLCIC. 
3) to compare the capacitance and the filter weight between the DLCIC and HCC. 
4) to verify that DLCIC can operate in a practical system by implementing it in 
experiments. 
The thesis is organised as follows. In Chapter 2, the principles of DLCIC and the mode 
of operation are described in detail. The techniques such as HCC and other control 
technique from literatures are explained and the simulations are performed. The 
outcomes from the simulations among the control techniques such as phase current and 
capacitor voltage are compared. The spectra which are obtained by taking the Fast 
Fourier Transform (FFT) of the dc-link currents from the described techniques are 
compared and analysed. 
The optimal turn-on and turn-off angles of HCC and DLCIC are analysed and explained 
in Chapter 3. The properties of both control methods such as phase currents and torque 
per ampere from the optimal angles of HCC and DLCIC are compared and analysed. 
The operation speed range of DLCIC is determined. The machine fluxes due to the 
phase currents which result from HCC, Pulse Width Modulation Voltage Control 
(PWMVC) and DLCIC are compared. Based on these analyses, an analytical approach 
to estimate the optimal tum-on and tum-off angles ofDLCIC are described. 
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In Chapter 4, the input filters which are used in the operation of DLCIC and HCC are 
designed. The dc-link capacitance and the weight of the filter are compared. In Chapter 
5, the experiments of DLCIC and HCC are carried out and explained in detail. Both 
control techniques are performed on the same machine and drive system, as well as the 
dc-link capacitor. The structure and the design of hardware and software are illustrated. 
The experimental outcomes from HCC and DLCIC are shown and compared. The 
spectra of the dc-link currents from both techniques are generated and compared by 
using FFT. The results of this research work are summarised and the future works are 
suggested in Chapter 6. 
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Chapter 2 
Proposed switching technique 
2.1 Introduction 
The principle of operation and potential converter topologies for switched reluctance 
(SR) machines have been described in detail in Chapted. The problems of dc-link 
capacitors in relation to an aerospace application are also addressed in Chapterl. For 
example, the volume and weight of the dc-link capacitor to meet the requirement of 
stability and power quality in a safety critical application may be too high. A new 
technique is proposed in this chapter to reduce the required dc-link capacitance, whilst 
maintaining stability and power quality. 
The new technique, which is called the Dc-Link Current Integration Control (DLCIC), 
provides the means to reduce the capacitance of the dc-link capacitor. The function of 
the dc-link capacitor is to filter out high frequency current from the converter, and 
hence to reduce the peak to peak voltage which fluctuates at the input terminals of the 
converter. If the peak to peak voltage is diminished, the capacitance of the dc-link 
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capacitor can be reduced, and consequently reduces the weight and volume of the 
capacitor. 
In this chapter, the literatures which propose the techniques to minimise the dc-link 
current capacitance are reviewed. The principles of DLCIC will be explained and the 
simulation program will be described and analysed. The results from the simulation, 
such as the capacitor voltage and the input current from the de supply, will be shown 
and compared with other control techniques such as Hysteresis Current Control (HCC). 
Furthermore, the analysis of the dc-link current by Fast Fourier Transform (FFT) will be 
performed and discussed. 
2.2 Review of Literature 
The de-fluxing energy of SR machines, which is up to 30% of the stroke energy, is fed 
back to the de supply and dc-link capacitance [2.1-2.7]. This is the main reason for the 
requirement of an increased dc-link capacitance, compared to other machine and drive 
combinations, which may effect the reliability and stability of the drive system. 
Reducing the size of the dc-link capacitor yields many benefits such as a reduction in 
the cost and volume of the converter circuit. Nonetheless, there are few papers that 
propose techniques to reduce the dc-link capacitor size of the SR drive. 
Liang et al. [2.8] proposes a method to reduce the dc-link capacitance by adding an 
auxiliary commutation winding inside an SR machine, as shown in Figure 2.1. The de-
fluxing energy of the outgoing phase is transferred to the extra winding and then is 
gradually fed to the incoming phase winding without passing through the dc-link 
current path. Since the energy transfer between the outgoing phase and the auxiliary 
winding is directly coupled by magnetic linkage, the phase current of the outgoing 
phase is discharged much faster than the case without the extra winding. This also 
makes the tum-off angle of the outgoing phase closer to the aligned position. 
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Figure 2.1: Asymmetric half bridge converter with auxiliary winding 
The efficiency of the machine is increased since the excess energy is brought back to 
the incoming phase without causing a negative torque. The machine torque of the 
incoming phase rises due to the excess energy, but this leads to increased torque ripple. 
With the extra winding in the SR machine, the motor design is altered and another 
phase circuit in the converter has to be added. These increase the cost and the weight of 
the machine and drive. 
There are only 2 papers which propose methods to reduce the dc-link capacitance 
without altering the converter circuit and the machine design. The first paper is from 
Neuhaus et al. [2.9]. It prevents the de-fluxing energy from flowing back to the dc-link 
capacitor during the commutation period. The other method is presented in [2.10] 
where the voltage of the dc-link capacitor is directly controlled. 
2.2.1 Power Balancing Control 
From [2.9], since a significant amount of de-fluxing energy in an SR machine is fed 
back to the dc-link capacitor which is used as a filter or buffer, it is assumed that if the 
de-fluxing energy is controlled, the dc-link capacitance can be reduced. The rate of 
change of magnetic energy of the outgoing phase and the incoming phase are balanced 
to avoid the energy from the motor flowing back to the dc-link capacitor. The de-
fluxing power of the outgoing phase is equal to the fluxing power of the incoming 
phase. This technique is called Power Balancing Control (PBC). The absolute values of 
the differential change of the energy in outgoing phase and incoming phase during the 
commutation period are controlled to be equal, as expressed in (2.1) 
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_ dWn = dWn+1 
dt dt 
where 
Wn is the de-fluxing energy of the outgoing phase. 
Wn+ 1 is the fluxing energy of the incoming phase. 
From the current characteristic of the magnetic energy is given by (2.2) 
dWmag .( )dlf/ 
------"'- = 1 If/, () -
dt dt 
where 
Wmag is the magnetic energy. 
i is the current in the coil. 
If/ is the flux linkage. 
() is the position angle of the machine. 
Substituted (2.2) into (2.1) gives the change of the magnetic energy (2.3) 
. dlf/n . dlf/n+l 
-1 --=1 
n dt n+l dt 
where 
in is the outgoing phase current. 
in+ 1 is the incoming phase current. 
If/n is the outgoing flux linkage. 
If/n+l is the incoming flux linkage. 
(2.1) 
(2.2) 
(2.3) 
With Pulse Width Modulation (PWM) control method, the change of the flux linkage is 
calculated as 
where 
a is the duty cycle. 
Vdc is the dc supply voltage. 
dlf/ 
-=a·V dt de 
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(2.4) 
Then, (2.3) can be simplified as 
(2.5) 
where 
an is the duty cycle of the outgoing phase. 
an+ 1 is the duty cycle of the incoming phase. 
In [2.9], the incoming phase current is not controlled in order to make the machine 
torque growing quickly. Thus, the duty cycle of the incoming phase is generated from 
the demand torque. The outgoing phase current is controlled by the duty cycle as 
follows: 
(2.6) 
Figure 2.2 shows the phase current (Iph) of the outgoing phase and the incoming phases 
and the dc-link current (Ide) during the commutation period. The discharging current of 
the outgoing phase is controlled by the duty cycle. The duty cycle of the incoming 
phase is around 0.2 and that of the outgoing phase is around -0.27. The de-fluxing 
process is retarded. At the beginning of the phase commutation, the duty cycle of the 
outgoing phase is less than 5%. The phase current is set to freewheel to prevent too fast 
de-fluxing. Hence, at the beginning of the commutation period, the outgoing phase 
current is not discharged until the incoming phase current is sufficient large so that the 
de-fluxing duty cycle is over 5%. 
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Figure 2.2: Phase current and dc-link current from PBC during commutation period 
an ~ -0.27 and an+l ~ 0.2 
2.2.2 Voltage Hysteresis Control 
The voltage of the dc-link capacitor during the commutation period is directly limited in 
[2.10]. This technique is called Voltage Hysteresis Control (VHC). As the dc-link 
capacitor voltage mainly fluctuates during the commutation period, the switching 
scheme during this period is controlled to reduce the voltage ripple. The benefit of 
VHC is not only that the H-bridge converter circuit is not altered, but it can be applied 
to the drive configuration that uses HCC. The voltage waveform and the switching state 
(Sw state) ofVHC are illustrated in Figure 2.3 . 
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Figure 2.3: Capacitor voltage and switching states of VHC 
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In VHC, the capacitor voltage is controlled similarly to the phase current in HCC. The 
capacitor voltage is fed back to the controller and compared with the predefined upper 
limit and lower limit as follows: 
where 
Vupper is the upper limit of the capacitor voltage band. 
V/ower is the lower limit of the capacitor voltage band. 
L1 Vmax is the voltage gap between the supply voltage and the upper limit. 
L1Vmin is the voltage gap between the supply voltage and the lower limit. 
(2.7) 
Both voltages of the tolerance bands are higher than the nominal capacitor voltage. The 
control of the capacitor voltage is operated when the outgoing phase current is 
discharged and the capacitor voltage is higher than the defined limits. 
Although the converter of both the techniques in [2.9-2.10] is not altered, the power 
supply circuit which is used in the techniques is a diode rectifier which is directly 
connected to the voltage source without any input filter. The characteristic of this 
power supply circuit is that the de-fluxing current cannot flow back to the supply. 
However, this causes the harmonic current in the supply. Both the control schemes 
yield satisfactory capacitor voltage results when the diode rectifier is connected directly 
to the dc-link capacitor, but if an inductive input filter is employed between the rectifier 
and the dc-link capacitor, the ripple of the capacitor voltage will be much large, as will 
be shown in Section 2.4.3. 
2.3 Principle of Dc-Link Current Control 
Figure 2.4 presents a power circuit of an SR machine drive. Ideally, the input current 
(lin) is dc current, the current flowing through the dc-link capacitor (ic) is ac current, and 
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the dc-link current (Ide) is composed of the ac component and the dc component. The ac 
component in the dc-link current is filtered out by the dc-link capacitor (C). 
l. 
In 
R L 
J 
c 
Figure 2.4: Power circuit of a switched reluctance machine 
Generally, the ac component of the dc-link current comprises of 2 major harmonic 
frequencies: the commutation frequency and the switching frequency. The 
commutation frequency is relatively low and increases with the speed, as shown in 
(2.8). At low speeds, the commutation frequency is quite low. 
rpmxNr XNph 
hom = 60 (2.8) 
where 
!com is the commutation frequency. 
rpm is the machine speed where the unit is rpm. 
Nr is the number of the rotor poles. 
Nph is the number of the machine phase. 
The switching frequency for PWM operation of the converter is much high. Since the 
dc-link capacitor provides a low impedance path for the high frequency component 
which can be easily filtered, the DLCIC technique aims to eliminate the low frequency 
component in the dc-link current. To achieve this, the average dc-link current in each 
switching period is maintained constant. Hence, only the dc component, which is the 
proportional to the power transfer from the dc supply to the SR machine, and the high 
frequency switching component, which can be easily attenuated by filtering, remain in 
the dc-link current. 
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Figure 2.5 shows the dc-link current pulses and the switching period (Ts) . The average 
dc-link current of each switching period is the shaded area divided by the switching 
period, Ts. The dc-link current is integrated and divided by a constant switching period 
to find the average value. When the average dc-link current reaches the demanded 
value, the converter is tum-off in freewheeling mode. The dc-link current becomes zero 
during the rest of the switching period. So, the average dc-link current can be 
maintained constant during each switching period. 
£ DC-link current pulse 
/ / 
Figure 2.5: Dc-link current pulses 
2.3.1 Switching Technique 
Generally, at the beginning of each switching period, in Figure 2.6(a), both switches in 
the convert phase circuit (S],n and S2,n) are turned on. The current flows into the phase 
winding and this causes a positive dc-link current. The average dc-link current over the 
switching period T is given by 
Ts f Idc dt 
1 =...:0 __ 
dC,avg T 
s 
(2 .9) 
where 
Ide,avg is the average of the dc-link current. 
Ide is the dc-link current. 
Ts is a constant switching period. 
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Figure 2.6: dc-link current, average dc-link current and circuit diagram 
When the two active switches are turned on, the phase current (Iph), the dc-link current 
(Ide) increases and the average dc-link current (Ide,avg) increase, as shown in Figure 
2.6(b). When the average dc-link current or the integrator output reaches the de current 
demand level (Ide,dmd), the upper switch (S],n) is turned off. The phase current flows 
through S2,n and the freewheeling diode, as presented in Figure 2.6( c). The resulting dc-
link current is zero. The average dc-link current is constant until the end of the 
switching period. At the end of the switching period, the integrator or the average dc-
link current is reset to zero before a new switching period starts. This describes how the 
switches of the converter circuit are controlled when there is one phase current 
conducting at the time. 
2.3.2 Commutation period 
When the dwell period passes, the active phase is changed from an outgoing phase to an 
incoming phase. During the commutation period, the de-fluxing current is discharged 
from the outgoing phase, resulting in a negative dc-link current component. Meanwhile 
a positive dc-link current component flows into the incoming phase to establish the 
phase flux-linkage. This current is referred to as fluxing current. 
Since the negative dc-link current can cause a high capacitor voltage fluctuation, at the 
beginning of the commutation period, the outgoing phase is not allowed to discharge the 
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de-fluxing current as HCC does in order to prevent the negative dc-link current. 
Instead, the outgoing phase current freewheels until the incoming phase current is 
sufficiently higher. When the incoming phase current is higher than the outgoing phase 
current, the de-fluxing current is discharged when the incoming phase is drawing a 
positive dc-link current, as shown in Figure 2.7. This prevents negative dc-link current. 
Furthermore, the switching events in every switching period are controlled from the 
output of the dc-link current integrator or according to the average dc-link current. In 
Figure 2.7, the dc current demand is lOA. 
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Figure 2.7: Dc-link current waveform during commutation period 
Figure 2.8 shows the switching technique during the commutation period. In Figure 
2.8(a), when the incoming phase current is lower than that in the outgoing phase, and 
only one switch in the outgoing phase circuit is turned on, the phase current free wheels. 
Both switches of the incoming phase circuit are turned on. The incoming phase current 
increases. The dc-link current, which is contributed by the incoming phase only, is 
integrated to obtain the average dc-link current. When the average dc-link current 
reaches the dc current demand, the incoming phase is turned into free-wheeling mode. 
as shown in Figure 2.8(b), and the resulting dc-link current becomes zero. 
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When the incoming phase current is greater than the outgoing phase current, the current 
in the outgoing phase is allowed to discharge when the incoming phase is charging. 
Both switches of the outgoing phase are turned off when both switches of the incoming 
phase are turned on, as shown in Figure 2.8(c). The de-fluxing current of the outgoing 
phase flows into the incoming phase winding. During this period, the dc-link current 
still flows into the converter. The amplitude of the incoming phase current is high 
because it receives the current from the dc link and the outgoing phase. 
50 
S1 n , 
S1 n , 
Ide 
~ 
Outgoing 
phase 
:=J 
Outgoing 
phase 
:=J 
Outgoing 
phase 
S2 n , 
Sl,n+l 
S2 n , S2,n+1 
(a) 
Sl,n+l 
Incoming 
phase 
:=J I S2,n+1 
(b) 
I S2,n+1 
(c) 
Figure 2.8: Converter circuit during commutation period 
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2.3.3 Overlapping period 
Since in the SR machine operation, the dwell period is not necessary to be equal to the 
stroke period, the dwell period may be longer than the stroke period when an overlap 
between the adjacent dwell signals occurs as shown in Figure 2.9(a). This sometimes 
improves efficiency and reduces the torque ripple of the SR machine. Figure 2.9 shows 
the current paths and switching states during the overlapping period. 
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Figure 2.9: Converter circuit diagram during overlap period 
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When the dwell periods overlap, there are 2 active phases to charge the fluxing current. 
Active phase n is active before the overlapping period and still active during the 
overlapping period. Active phase n+ 1 becomes active during the overlapping period. 
At the beginning of a switching period, both active phases are turned on, the dc-link 
current is distributed into 2 active phases, as shown in Figure 2.9(b). When the average 
dc-link current reaches the de demand level, both phases are turned off in a soft 
switching mode shown in Figure 2.9( c). 
2.4 Simulation Program 
In the previous section, the principle of DLCIC has been explained. In this section, the 
principle is applied in simulation programs using Matlab/Simulink. The principle is 
simulated with a 3-phase 12-slot/8-pole SR machine. The electrical cycle is 45° 
mechanical degrees and the stroke angle is 15° mechanical degrees. At the beginning of 
a switching period, the switches in the converter circuit of the active phase are turned 
on. The dc-link current appears and the phase current flows in the phase winding. The 
dc-link current is integrated and the average of the dc-link current is obtained. When it 
reaches to the defined de current demand level, a switch in the converter circuit is 
turned off in a soft switching mode. 
From this description, two signals will be generated for the control. One is the tum-on 
signal which is used at the beginning of each switching period for turning on the 
switches in the converter circuit. The other is the tum-off signal. When the average dc-
link current reaches the defined level, this signal is generated to tum off the converter in 
a switching period. 
Figure 2.10 shows the simulation program of DLCIC. The magenta block (SR machine 
block) is the non-linear model of the SR machine. This block yields the phase current 
and torques. The input of this block is the terminal voltages of the phase windings and 
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the rotor position angle. The yellow block (dc-link current block) is the dc-link current 
block which determines the dc-link current, calculates the average dc-link current and 
generates the tum-off signal. The blue block is DLCIC block. The DLCIC principle is 
applied to generates the switching signals for the 3-phase converter circuit. 
3' lpn 
rurn-oll 
dc-hnk current 
dc-link 
Figure 2.10: Simulation program ofDLCIC 
Other blocks are for obtaining the defined speed, position angles, and the defined dc 
current demand (DC _dmd) since in the operation, the speed and the dc current demand 
are assumed to be constant. In the DLCIC, the dc current demand is used as a torque 
demand. The dc current demand is a function of the phase current demand in HCC 
when the dwell period is equal to the stroke period. On the other hand, when the dwell 
period is extended, the dc current demand is dependant on the phase current demand 
and the machine speed. 
In this simulation, it is assumed that the mechanical load can be modelled as a simple 
speed-stiff constant speed load. Hence the mechanical output power can be controlled 
by a fix set point, current demand (DC _ dmd) in the model. In principle, it would be 
possible to add mechanical model to present a speed controller in the place of DC _dmd· 
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From Figure 2.10, the speed is integrated to obtain rotor mechanical position, which is 
used to determine the phase dwell signals. When a phase dwell signals is equal to 1, it 
is the active. The phase current flows to the winding. If the dwell signal is equal to 0, 
the phase is deactivated. In this section, three blocks in Figure 2.10 are described in 
detail, the SR machine block, the dc-link current block and the DLCIC block. 
2.4.1 SR Machine Block 
The switched reluctance model in the simulation program is a non-linear model. The 
torque and the current calculation of each phase are separated according to rotor 
position angle with respect to phase. The phase current of the SR machine in the 
simulation is calculated from (2.10). 
. dljl(i ph' (}) ~=Rlph+ (2.10) 
dt 
where 
VI is the terminal voltage of the phase winding. 
R is the resistance in the phase winding. 
iph is the phase current. 
IjI is the flux linkage of that phase. 
() is the rotor position angle with respect to that phase. 
t is time. 
The flux is obtained by 
I 
1jI(i ph' (}) = f (~ -Ri ph )dt 
o 
(2.11 ) 
The equation in (2.11) is implemented in the Simulink model, as shown in Figure 2.11. 
The figure presents one phase of the SR model program. The output of the integrator 
provides the flux linkage. Then, the flux-linkage is converted to flux per tum before 
being fed to the green lookup table with the position angle of that phase. The green 
lookup table outputs magnetomotive force (mmj) and the phase current is obtained from 
mmf, as 
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· _mmf I 
l ph - I TURNS 
where 
TURNS is the number of turns of the phase winding. 
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Figure 2.11: One phase of switched reluctance machine model 
(2. 12) 
The phase torque is obtained from the orange lookup table in Figure 2.11 by submitting 
the magnetomotive force (mmf) and position angle. The machine torque is calculated 
from the summation of all the phase torques. 
2.4.2 Dc-link Current Block 
Figure 2.12 shows the dc-link current block. The dc-link current in the dc-link block is 
obtained from the phase current and the terminal voltage. Then, it is integrated and 
divided by the switching period (delta_T) for the average dc-link current. The average 
dc-link current is compared with the de current demand (DC _ dmd) and fed through the 
relay block to generate the turn-off signal. When the signal is equal to 1, the switch in 
the active phase is turned off. The tum-off signal is fed to the DLCIC block in Figure 
2.10 to produce the switching signals for the active phase. 
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Figure 2.12: Tum-off signal production program 
2.4.3 Dc-Link Integration Current Control Block 
The objective of the OLCIC block in Figure 2.10 is to generate the switching signal for 
the converter of the 3-phase SR machine. Figure 2.13 represents the schemetic of the 
OLCIC block. Three large blocks in the middle of the figure , which are labelled 
'Switching signal PhI', 'Switching signal Ph2', and 'Switching signal Ph3', generate the 
switching signals for the three-phase converter. 
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Figure 2.13: OLCIC block 
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The colours of the blocks are used for indentifying each phase, green, magenta, and 
light blue for phase1 , phase2 and phase3 , respectively. Since the switching signals 
cannot be applied directly to the SR machine block in Figure 2. 10, the switching signals 
of each phase are converted to the tenninal voltage. The small blocks on the right hand 
side which are labelled 'Vtl', 'Vt2', and 'Vt3 ' converts the switching signals to the 
tenninal voltages for phase 1, phase2 and phase3 . The Pulse Generator block generates 
the Pulse Width Modulation (PWM) signal which is used as the turn-on signal in the 
switching signal blocks and a reset signal in Dc-link current block in Figure 2. 12. For 
the switching signal blocks, there are two further subsystems per phase, which generate 
the upper switching signal and lower switching signal. 
Upper Switching Signal Subsystem 
Figure 2.14 shows the block diagram which is used to generate the upper switching 
signal. The process begins at the blue block which is the triggered subsystem. When 
the rising edge occurs at the trigger input, the data at In1 input will be delivered to Outl 
output. 
turn -oH 
dwell 
Switch2 
Triggered 
Subsystem 
I----+--- n 14---- ----
Memory 
Figure 2.14: Upper switching signal generator 
At the beginning, the data at Out1 is set to be ° (zero) by the initial condition block 
(lC). The upper switching signal (upper _sw) is zero. Hence, the control inputs of 
Switch1 and Switch2 are equal to zero. Switch1 and Switch2 blocks are set that if the 
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control input is '0', the third input at the switch block is selected to the output, and if the 
control input is '1', the first input is selected to the output. Thus, the output of Switch 1 
is equal to '1' since the control input is '0'. Ini input is also one. Similarly, the output of 
Switch2 is from the AND of the tum-on signal and the phase dwell signal. If that phase 
is active or within the dwell period, the dwell signal is equal to one, otherwise the dwell 
signal is equal to zero. When the dwell signal is '1', the output of switch2 is the turn-on 
signal. 
When the rising edge of the tum-on pulse enters the trigger input at the triggered 
subsystem, the data of Ini input, which is 1, is passed to the Outl output. The upper 
switching signal (upper _sw) is changed from zero to one. The control inputs of Switchl 
and Switch2 now become '1 '. The output of Switchl is changed to '0' and the output of 
Switch2 is connected to the turn-off signal. So, the trigger input of the Triggered 
Subsystem will wait for the rising edge of the tum-off signal. 
Meanwhile, since the switches of the converter are turned on, the average dc-link 
current will rise and when it reaches to the de current demand, the logic state of the 
turn-off signal changes from '0' to '1 '. When the rising edge of the tum-off pulse occurs 
at the trigger input, zero at the input Ini is passed to the output Out!. Consequently, the 
upper switching signal (upper _sw) is changed to zero again. This will turn the upper 
switch of the active phase off. The control inputs of Switch 1 and Switch2 are turned to 
zero again. The output of Switch 1 is '1 '. So is the Ini input. The output of Switch2 is 
reconnected to the turn-on pulse and the Triggered Subsystem will wait for the rising 
edge from the new turn-on pulse for the next switching period. 
The upper switching signal is periodically altered between zero and one until the dwell 
signal is equal to zero. The active phase is changed to inactive. There is no tum-on 
signal going to the trigger input of the Triggered Subsystem. If the upper switching 
signal is still equal to one, the Triggered Subsystem is waiting for a tum-off pulse. 
When the turn-off pulse arrives and the upper switching signal is changed to zero, and it 
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will not become one again until both the dwell signal and turn-on signal are equal to 
one. 
Lower Switching Signal Subsystem 
From the description of the upper switching signal subsystem, the phase current is 
controlled by the upper switch during the dwell period, meanwhile the lower switch is 
kept on for the duration of the dwell period. When the rotor position is outside the 
phase dwell period, the upper switch is turned off and the de-fluxing current is 
controlled by the lower switch. Figure 2.15 illustrates the flowchart diagram of the 
lower switching signal generator of phase!. For the sake of simplicity, only the 
principle of the lower switching signal generation is explained. 
To reduce the ripple of the dc-link capacitor voltage, the negative dc-link current is 
prevented since it causes significant capacitor voltage fluctuates. The lower switch is 
controlled to allow the de-fluxing current being fed back to the dc-link when the current 
in the incoming phase is greater than that in the outgoing phase and when the upper 
switch of the incoming phase is on. Consequently, when the incoming phase draws a 
current greater than in the incoming phase, the lower switch is turned off, allowing the 
de-fluxing current being fed back to the dc-link via the freewheeling diodes. The de-
fluxing current is fed to the incoming phase. Otherwise, the switch is turned on and the 
de-fluxing current is dissipated via the phase winding. 
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Figure 2.15: Flowchart of lower switching signal generator of phase 1 
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2.4.4 Capacitor Voltage Calculation 
The dc-link capacitor voltage is determined from the dc-link current output of the dc-
link current block in Figure 2.10. Two power circuits have been simulated. One is the 
circuit in Figure 2.16 which represents the de bus bar voltage rail with an input filter 
which is employed to attenuate the harmonic current from the converter. The other 
circuit is shown in Figure 2.17. It is a simplified circuit representing a de supply 
derived from an AC to DC diode rectifier. 
Vdc 
Amp metre R, L filter 
Volt metre 
--.L.. dc- link I capacitor 
Current Source 
Figure 2.16: Bus bar power circuit calculating capacitor voltage 
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In Figure 2.16 and Figure 2.17, the dc-link current is fed to the controlled current 
source, the orange block which is parallel connected across the dc-link capacitor. The 
capacitor is connect to the de supply voltage, 270V, through the R,L fi lter which 
represents the combined effect of the cable and the input filter [2 .11 - 2.l3]. 
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2.5 Result Comparison 
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In this section, the simulation results of Dc-link Current Integration Control (DLCIC) 
are compared with those of other techniques under the same conditions such as the dc-
link capacitance, the demand torque, the tum-on and tum-off angles. The simulated 
results which are shown in this section are the dwell signals, the phase currents, the dc-
link current, the capacitor voltage, the input current and the machine torque. The key 
indicator is the dc-link capacitor voltage ripple since the objective of this project is to 
reduce the dc-link capacitance while keeping the voltage ripple below a given limit. If 
the ripple of the dc-link capacitor voltage from a given technique is less than that from 
other techniques, it is assumed that technique has more potential in reducing the dc-link 
capacitance than the other techniques. 
2.5.1 Compared Techniques 
Five techniques are compared with the DLCIC in the simulation study. The first is 
Hysteresis Current Control (HCC) since it is a conventional control for an SR machine. 
The second is PWM Current Control (PWMCC) which uses the phase current feedback 
to control phase voltage via PWM modulation. The third and forth techniques are those 
reported by Neuhause, et aI. , as described in Section 2.2. For the Power Balancing 
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Control (PBC) in [2.9], the output power of the outgoing phase is controlled to be equal 
to the input power of the incoming phase during the commutation period. The other 
technique from [2.10] is Hysteresis Voltage Control (HVC). For this technique, the 
feedback of the dc-link capacitor voltage is directly controlled during the commutation 
period. During the dwell period, it operates as HCC. The fifth technique is Unipolar 
Hysteresis Control (UHC). This technique is similar to HCC except during the 
commutation period, in which all the outgoing phase current is fed to the incoming 
phase and there is no negative dc-link current. Most of these are previously explained 
in detail except for the PWMCC and the UHC. 
PWM Current Control (PWMCC) 
This is a close-loop current control. The duty cycle of the voltage PWM depends on the 
phase current and demand torque. Figure 2.18 represents the block diagram of the 
PWMCC. In the current loop, the phase currents are compared with the demands and 
the error are fed to the PI control block to generate the duty cycle and to control the 
current and torque. 
'fctmd duty PWM t--~ 
PI Converter t-----t1~ Control t--~ PI 
w I 
Figure 2.18: Block diagram ofPWMCC 
Unipolar Hysteresis Control (UHC) 
Since in the HCC the de-fluxing current from the outgoing phase is fed back to the dc-
link capacitor and the dc supply, resulting in a large voltage fluctuation in the dc-link 
capacitor. This method is aimed to eliminate this problem. All of the de-fluxing current 
is managed to supply to the incoming phase. There is no return of the de-fluxing 
current or the negative dc-link current to the dc supply. 
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Figure 2.19 shows the phase current and the dc-link current of the UHC. The SR 
machine is operated by the HCC during the dwell period. The dc-link current during 
this period is positive since the converter draws current is from the dc-link. During the 
commutation period, the de-fluxing current is circulated in the outgoing phase winding 
until the current of the incoming phase is greater than the de-fluxing current. Then, 
both the active switches in the outgoing phase converter are turn-off and the de-fluxing 
current is allowed to feed into the incoming phase when it is charging. The dc-link 
current during the commutation period remains positive. There is only positive dc-link 
current in this technique. Thus, it is called Unipolar Hysteresis Control (UHC). 
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Figure 2.19: Phase current and dc-link current ofUHC 
2.5.2 Power Supply Circuits 
Not only six techniques are compared, the simulation results also provides for the 
capacitor voltage and the input current of two power supply circuits commonly used in 
industries. The diode rectifier voltage supply converts the electricity from AC to DC. It 
is also used in [2.9-2.10]. To eliminate the voltage ripple due to the rectifier effect, the 
circuit is simplified as shown in Figure 2.20. The other type of the de supply is the 
voltage source from de bus bars. In Figure 2.21 , the de bus bar circuit is composed of 
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an inductor and an resistor which include the effect of the parasitic and input filter [2.14 
- 2.16]. 
D R Ide 
--=. 
--. 
lin J 
"cte Yc 
Figure 2.20: Diode rectifier supply circuit 
L R Ide 
--=. 
--. 
lin 
J 
'{ 
Figure 2.21: Dc bus bar supply circuit 
2.5.3 Simulation Results 
All the simulation results in this section are obtained from MATLAB/Simulink under an 
operation speed of 1000 rpm. The details of the SR machine and the filter parameters 
are provided in Table 2.1. Figure 2.22 represents the flux linkage and current 
characteristic curve of the SR machine. The supply voltage for the simulation is 270V. 
Within the techniques compared by simulations, some have a variable switching 
frequency such as HCC and the others have constant switching frequency such as 
PWMCC. The results from variable switching frequency techniques are first shown and 
they are followed by those from the constant switching frequency techniques for the 
comparison purpose. The switching frequency in the constant switching frequency 
techniques is set to 10kHz. Each simulation employs a tum-on angle at 2.5
0 
and a tum-
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off angle at 17.5
0
• From this, the dwell period is equal to the stroke period, where there 
is no overlap between the dwell period. 
Table 2.1: Details of SR machine and filters 
SR machine 
Number of Phase 
Number of Stator poles 
Number of Rotor poles 
Rated torque (Nm) 
Rated power at 30000 rpm (kW) 
----
- 200 0.12 
E 0.08 
.a 
I 
~ ~ 0.06 
'-' 
«! 
0.04 
0.02 ____ 
Filter 
3 Resistance (n) 
12 Inductance (mH) 
8 Capacitance (~F) 
20 
13.5 
o ~----L----L-----'----'~ 
o 10 20 30 40 50 60 70 80 90 100 
i (A) 
Figure 2.22: Flux linkage and current characteristic curve 
Hysteresis Current Control 
0.1 
0.46 
1000 
Figure 2.23 shows the simulation results from the HCC. The phase current is controlled 
and maintained constant during the dwell period. However, HCC does not fix the 
frequency. The band of the hysteresis current is fixed at ±3 .5A which is resulted in a 
typical switching frequency at 12.4kHz at the rated torque, 20Nm. When the dwell 
period is ended, both the active switches of the outgoing phase are turned-off, and the 
phase current is discharged back to the dc-link, causing negative dc-link current. Figure 
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2.23(a) is the results from the diode rectifier power circuit and Figure 2.23 (b) is the 
results from the de bus bar power circuit. 
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( a) diode rectifier (b) de bus bar 
Figure 2.23: Simulation results from HCC (30 0 corresponds to 5 ms) 
Although the phase currents (lph) , the dc-link current (lde), and the machine torque (7) 
with the two different power supplies are similar, the capacitor voltage (Ve) and the 
input current (lin) are different. For the diode rectifier circuit, when the negative dc-link 
current occurs, the capacitor voltage overshoots, but no energy can be transferred back 
to the de supply. Consequently, the current lin drawn from the supply is zero. When the 
negative dc-link current ends, the capacitor voltage gradually reduces and finally 
becomes constant again. 
For the de bus bar circuit, the negative dc-link current also causes significant overshoot 
voltage across at the dc-link capacitor. A part of the energy is transferred back to the 
supply as evident by the decrease in the supply current lin. When the negative dc-link 
current diminishes, the capacitor voltage decreases until the negative dc-link current 
takes place again. The voltage ripple of the de bus bar circuit is higher than that of the 
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diode rectifier circuit due to the presence of the inductive filter. As the current in the 
supply fluctuates the energy stored in the inductor increases or decreases. A part of this 
energy variation will be transferred to the capacitor, resulting extra voltage fluctuation. 
On the other hand, the input current ripple of the diode rectifier circuit is higher than 
that of the de bus bar circuit. 
In Figure 2.23(a), due to the effect of the diode in the power circuit, the input current 
(lin) is zero during the overshoot period of the capacitor voltage. The current fluctuation 
can cause the AC harmonic in the grid. In Figure 2.23(b), although the input current of 
the de bus bar circuit oscillates, the variation is much smaller. 
For the purpose of comparison in the remaining section, the HCC reference is regards as 
the 100% baseline against which other methods are compared. 
Unipolar Hysteresis Control (UHC) 
Since the control scheme of the UHC is similar to the HCC, no additional feed-back 
input signal is required. In the dwell period, the SR machine is operated under the 
HCC. During the commutation period, the outgoing phase current is allowed to flow 
back to the dc-link only when the incoming phase draws a greater current. This results 
in only positive dc-link current, or uni-polar dc-link current, as shown in Figure 2.24. 
Figure 2.24(a) presents the UHC simulation results from the diode rectifier power 
circuit and the results from the de bus bar power circuit are shown in Figure 2.24(b). 
Since there is no negative dc-link current, the ripples of the dc-link capacitor voltage is 
reduced to 50% of the HCC, baseline. The capacitor voltage ripple in the diode rectifier 
circuit is 48% of the HCC and the capacitor voltage ripple in the de bus bar circuit is at 
60% of that from HCC. The capacitor voltage ripple of the UHC is caused by current 
fluctuation since the motor draws a larger current at the beginning of the dwell period 
[2.17]. This shows that the dc-link capacitor voltage fluctuations are not entirely due to 
the occurrence of the negative dc-link current. 
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Figure 2.24: Simulation results from UHC (30 0 corresponds to 5 ms) 
The benefit from this technique is not only in the capacitor voltage (Ve), but also in the 
input current (lin) . The input current in the diode rectifier circuit does not reach zero 
though there is a current surge at the beginning of the dwell period due to rapid increase 
in the phase current. In the HCC, there is no surge because the de-fluxing current is fed 
to the dc-link at the same time when the phase current increases. The input current in 
Figure 2.24(b) does not vary significantly because the inductive filter smoothes the 
current. Moreover, the input current in the bus bar circuit has a lower current ripple 
than that from the HCC in Figure 2.24(b) since there is no negative dc-link current. 
For the machine torque (1) waveforms, it can be seen that the torque ripple from the 
UHC in Figure 2.24 is lower than that from the HCC in Figure 2.24 since after the dwell 
period, the outgoing phase current does not decrease to zero quickly. Consequently, it 
can produce some torque before the incoming phase can yield the demand torque. 
However, the machine torque at the beginning of the dwell period is lower than that at 
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the end of the dwell period since the long current tail of the outgoing phase produces 
negative torque. 
Voltage Hysteresis Control (VHC) 
The control scheme of the VHC is different from the HCC only during the commutation 
period. In that period, the capacitor voltage is measured and controlled within a 
hysteresis band. Figure 2.25 shows the simulation results of the VHC with a voltage 
hysteresis band of ±2 V. 
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Figure 2.25: Simulation results from VHC (300 corresponds to 5 ms) 
As can be seen, the advantage of this technique is that the phase current tail is shorter 
than that of the UHC. Although in Figure 2.25(b) the phase current tail is longer than 
that in Figure 2.25(a), both of the phase current tails are shorter than those in Figure 
2.24. For the capacitor voltage, this method can reduce the voltage ripple wi th the 
diode rectifier power circuit by 45% of the HCC voltage ripple, while with the dc bus 
bar circuit, it can reduce 30% of the voltage ripple of the HCC. This shows that the 
VHC is more effective with the diode rectifier circuit than with the dc bus bar power 
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circuit. The difference is due to the inductive filter. In the dc bus bar circuit with the 
inductive filter, a part of energy variation in the inductor will be transferred to the 
capacitor leading to extra voltage ripple whereas in the diode rectifier circuit no 
inductor is employed. 
In Figure 2.25(a), the input current drops to zero during the commutation period. This 
may cause the current harmonic in the AC grid. The input current in the dc bus bar 
power circuit in Figure 2.25(b) has small ripples. For the simulation results of the 
machine torque, the VHC differs from other techniques in that the two different types of 
power circuits yield different machine torque waveforms. This is caused by the much 
different phase currents. The inductor in the dc bus bar power circuit extends the 
current tail of the outgoing phase and results in negative torque which reduces the 
o 
output torque of the machine, as shown evidently around lOin Figure 2.25(b). 
Pulse Width Modulation Current Control (PWMCC) 
PWMCC is employed to compare with other techniques which have a constant 
switching frequency since the switching frequency in the HCC is not fixed. This 
method use a PI current controller to generate PWM voltage signal with a constant 
switching frequency. Figure 2.26 shows the simulation results of the PWMCC. 
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Figure 2.26: Simulation results from PWMCC (15° = 2.5 ms) 
The results from the diode rectifier power circuit are illustrated in Figure 2.26(a) and the 
results from the dc bus bar power circuit are in Figure 2.26(b). Since the PWMCC is 
controlled with a fixed switching period, the phase current of this technique rises slower 
than that of the HCC, but the patterns and the amplitudes of other results are similar to 
those of the HCC. For example, the ripple of the capacitor voltage from the PWMCC in 
the dc bus bar circuit is lO.04V and that from the HCC is lO.96V. The difference is 
less than 1 V. 
Power Balancing Control (PBC) 
In the PBC, PWMCC is applied during the dwell period. The balance of power transfer 
is used during the commutation period. the de-fluxing energy from the outgoing phase 
is injected to the incoming phase in the same amount. Figure 2.27 shows the simulation 
results of the PBC. 
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Figure 2.27: Simulation results from PBC (150 = 2.5 ms) 
The capacitor voltage from the diode rectifier circuit in Figure 2.27(a) is completely 
different from that in Figure 2.27(b) which results from the dc bus bar circuit. In Figure 
2.27(a), the amplitude of the voltage ripple is very low while that in Figure 2.27(b) is 
significantly higher even though the same control technique is applied. The high 
voltage ripple in Figure 2.27(b) is caused by the inductor in the dc bus bar circuit. Due 
to the control scheme, the de-fluxing energy from the outgoing phase is fed to the 
incoming phase. Almost no energy is required from the dc-link capacitor. This cause 
the energy stored in the inductor to be transferred to the capacitor as shown in Figure 
2.28, and nearly constant increase in the capacitor voltage. At the end of the 
commutation the converter draws the current from the dc-link, and the capacitor voltage 
starts to decrease. 
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Figure 2.28: Stored energy in inductor transferred to capacitor 
The input current from the diode rectifier circuit is almost all zero during the 
commutation since there is no energy transferred to and from the converter. 
Consequently, the input current fluctuation is much greater. The input current in the de 
bus bar circuit is similar to that from other techniques and smoothed by the inductor. 
The torque ripple in the PBC is slightly less than that in the PWMCC since after the 
turn-off angle, the phase current is still high but, the tail is shorter, yielding positive 
torque. 
Dc-Link Current Integration Control (DLCIC) 
The DLCIC is different from other techniques in that it maintains a constant average dc-
link current over a switching period during the phase conduction and commutation. 
Figure 2.29 shows the simulation results of the DLCIC where Figure 2.29(a) presents 
the results from the diode rectifier power circuit and Figure 2.29(b) presents the results 
from the de bus bar power circuit. 
The capacitor voltages from both the circuits in Figure 2.29(a) and (b) are virtually 
identical, and is much smoother compared with the other techniques. Since the average 
dc-link current in every switching period is constant, the energy transfer to the converter 
is constant. The dc-link capacitor buffers the same amount of the energy in a switching 
cycle in each stroke. Thus, the input and output energy of the dc-link capacitor is low 
and there is no accumulative energy to be stored in the capacitor during the stroke 
period. The input current of the DLCIC is also constant, especially in Figure 2.29(b), 
with the de bus bar circuit, since it is further filter out by the inductor. In Figure 
2.29(a), the input current increases and decreases along with the charging and 
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discharging steps of the dc-link capacitor smce there IS no inductor to smooth the 
current. 
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Figure 2.29: Simulation results from DLCIC (15° = 2.5 ms) 
Since the machine torque depends on phase current, but the phase current is not directly 
controlled in DLCIC. As can be seen from Figure 2.29, at the beginning of the dwell 
period, the machine torque is high since the amplitude of the phase current is increased. 
The incoming phase receives the current from the outgoing phase and the dc-link. 
Although the current in the outgoing phase may produce negative torque, it is much less 
than the positive torque from the incoming phase. The machine torque of the DLCICI 
decreases along with the decay in the outgoing phase current. This is different from the 
torque waveforms of the UHC in Figure 2.24 since it controls a constant phase current. 
When there is no additional current from the outgoing phase current, the phase current 
of the active phase is still gradually decreased due to the increase in electromagnetic 
force (EMF) voltage [2.17-2.2 1]. Hence, the machine torque from the DLCIC is not 
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constant by nature. However, the torque ripple from Figure 2.29 is less than the torque 
ripple from HCC and PWMCC in Figure 2.23 and Figure 2.26. 
The average dc-link current (Idc,avg), the average torque (T avg), the torque ripple (Tp2p) , 
the capacitor voltage ripple (Vc,p2p), the rms phase current (Iph,rms), torque per copper loss 
(Til R), and torque per ampere (TIl), in Figure 2.23 - 2.29 are summarised in Table 2.2 
and Table 2.3. Table 2.2 presents the details from the diode rectifier power circuit and 
Table 2.3 presents the results from the dc bus bar power circuit. 
The results from both tables are similar except for the capacitor voltage ripple due to the 
effect of the power supply circuits. From the tables, the lowest voltage ripple is from 
DLCIC. The voltage ripples from the PWMCC in both tables are close to those from 
the HCC. The voltage ripple from other techniques such as the UHC, and the VHC are 
reduced by around 50% of the HCC voltage ripple. For the PBC, the voltage ripple 
from the diode rectifier circuit is 50% of the HCC, whereas the voltage ripple of the 
PBC with the dc bus bar circuit is quite close to that of the HCC. This is because during 
the commutation, there is no energy transfer between the converter and the dc-link. The 
inductor current in the dc bus bar circuit charges the dc-link capacitor. This causes the 
high fluctuation in the capacitor voltage of the dc bus bar circuit. 
From both the tables, the torque ripples from the HCC and the PWMCC are the highest. 
The torque ripple of DLCIC is less than those of HCC and PWMCC when the dwell 
period is equal to the stroke period. Torque ripples from other techniques are lower 
than those of HCC and PWMCC since the current tails are longer. This long current tail 
overlapping with the incoming phase current results in the similar effect to that of the 
overlapping in the dwell periods which smoothes the torque ripple. 
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Table 2.2 Simulation results from diode rectifier power circuit 
-
Technique Idc,avg (A) Tavg (Nm) Tp2p (Nm) Vc,p2p (V) lin,p2p (A) Iph,rms (A) TieR (IO·z Nm/W) T/I(10·1 NmlA) 
HCC 9.74 17.08 19.24 4.82 18.56 40.41 6.15 4.23 
UHC 10.47 18.06 13.25 2.35 23.23 42.26 5.95 4.27 
VHC 9.98 17.54 17.24 2.68 18.56 40.75 6.21 4.30 
PWMCC 9.32 16.41 18.62 4.73 19.77 39.31 6.25 4.17 
PBC 8.77 15.73 13.35 2.35 18.86 37.18 6.69 4.23 
DLCIC 9.83 17.03 15.93 0.89 8.77 40.77 6.03 4.18 
Table 2.3 Simulation results from dc bus bar power circuit 
Technique Idc,avg (A) Tavg (Nm) Tp2p (Nm) Vc,p2p (V) lin,p2p (A) Iph,rms (A) TIILR (lO·L Nm/W) Til (10-1 NmlA) 
HCC 9.75 17.10 19.24 10.96 8.73 40.42 6.16 4.23 
UHC 10.49 18.10 13.14 6.67 4.19 42.33 5.94 4.28 
VHC 9.82 16.99 17.90 7.70 5.11 41.09 5.92 4.14 
PWMCC 9.36 16.41 18.63 10.05 7.71 39.31 6.25 4.18 
PBC 8.77 15.73 13.88 9.62 6.94 37.18 6.69 4.23 I 
DLCIC 9.86 16.99 16.44 1.03 0.30 41.06 5.93 4.14 
-
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The rms phase current from the UBC and VBC is higher than that from the BCC since 
their phase current tails are longer than that from the BCC. The rms phase current from 
the DLCIC is higher than that from the PWMCC due to the same reason. Although the 
phase current tail of the PBC is longer than that of the PWMCC, the rms phase current 
from the PBC is lower. This is because during the commutation period, the magnitude 
of the phase current of PWMCC is higher than that of the PBC, due to higher capacitor 
voltage. This results in faster increase in the phase current of PWMCC. In addition, the 
phase current of the PBC is the lowest among all techniques. This causes the average 
torque of PBC being also the lowest. 
Although the torque per copper loss and the torque per ampere from all techniques are 
close, the values of the BCC and PWMCC are higher than those of the DLCIC since the 
rms phase current of the DLCIC is higher. The torque per copper loss of DLCIC is 
lower than that of PBC since the rms phase current of DLCIC is much higher than that 
of PBC. The phase current tail of DLCIC is longer than that of PBC. The torque per 
copper loss of the PBC is higher than those of the PWMCC and BCC since although the 
average torque of PBC is low, the rms phase current of the PBC is also low. Although 
the phase current tail of PBC is longer than that of PWMCC, the phase current level of 
PBC is lower than that of PWMCC. During the commutation period, the incoming 
phase current of PBC charges the current only from the outgoing phase while the 
incoming phase current of PWMCC charges from the dc-link current and the outgoing 
phase. The phase current of PBC increase slower than that of PWMCC and it is also 
lower than that of PWMCC. This makes the torque per copper loss of the PBC highest. 
From Figure 2.23 - 2.29 and Table 2.2 and Table 2.3, the ripple of the dc-link capacitor 
voltage from DLCIC is lowest than those from the other techniques although the torque 
per copper loss of DLCIC is slightly lower than those of the BCC and PWMCC since 
the phase current tail of the DLCIC is longer that of the two techniques. 
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2.6 Spectrum of Dc-link Current 
The dc-link current affects the voltage of the dc-link capacitor since it is the dynamic 
input of the power circuit. Since the current harmonics at and above the switchino 
b 
frequency can be easily filtered, the harmonic at integer multiples of the commutation 
frequency is of great importance. Hence, in this section, FFT is utilised to analyse the 
dc-link current spectrum. Since the machine speed is 1000 rpm and the commutation 
frequency is 400 Hz, the spectrum is shown in the low frequency range from 1 - 2000 
Hz. 
Since the simulation results from two types of the power circuits are shown in Section 
2.4, in this section the spectra of the dc-link currents from the two power circuits are 
illustrated. Although the dc-link currents of each technique from the two power circuits 
are very similar, it is not exactly the same. The power circuit slightly affects the dc-link 
current of VHC in Figure 2.25. The harmonics of the dc-link current in the 
commutation frequency range from the dc bus bar power circuit are presented in Figure 
2.1S( a) for the machine speed of 1000 rpm. The amplitude of the harmonics from the 
DLCIC is very low when comparing with those from the other techniques. It shows that 
there is almost no harmonic in the commutation frequency range from the DLCIC. The 
commutation frequency harmonics is the cause of the large fluctuation in the capacitor 
voltage, and in the input current. 
Moreover, the highest amplitudes of the dc-link current harmonics from the other 
techniques are at the commutation frequency, 400 Hz, except for the VHC, where it 
occurs at the twice of the commutation frequency. The harmonics at the commutation 
frequency from the dc-link current result in the high fluctuation in the dc-link capacitor 
voltage since the low frequency harmonics is hard to be filtered out [2.23 - 2.27]. 
Figure 2.30 (b) presents the harmonics spectra of the dc-link currents which are 
obtained with the diode rectifier power circuit under the six techniques. The harmonics 
so 
in the commutation frequency range from DLCIC are almost zero. A similar trend to 
those in Figure 2.30 (a) is observed. The harmonics in the commutation frequency 
range are very low even in the dc-link current. Thus, it is seen that the commutation 
frequency harmonics in the capacitor voltage of DLCIC are very low and so is the 
voltage ripple. 
2.7 Conclusion 
In this chapter, the principle of the DLCIC has been proposed and described in order to 
reduce the capacitance of the dc-link capacitor in an SR machine drive. The simulation 
results of the DLCIC such as the dc-link capacitor voltage and the input current with the 
de bus bar power circuit and the diode rectifier power circuit are shown. Furthermore, 
the simulation results are compared with those obtained from other techniques, i.e., 
HCC, UHC, VHC, PWMCC, PBC. It has been shown that the capacitor voltage ripples 
from the DLCIC with either power circuits are very low when comparing with those of 
the other techniques. Since the capacitor voltage fluctuates at the commutation 
frequency, the harmonics of the dc-link current in the commutation frequency range 
from the DLCIC are also compared with those of the other techniques. The spectra 
show that the harmonics in the commutation frequency range from the DLCIC are the 
lowest among the six methods. 
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Figure 2.30: Dc-link current spectrum from dc bus bar circuit and diode rectifier 
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Chapter 3 
Determination of Optimal Turn-on 
and Turn-off Angles 
3.1 Introduction 
The dc-link current integration control (DLCIC) has been described in the previous 
chapter and can reduce the voltage ripple of the dc-link capacitor when comparing with 
other techniques. This implies the dc-link capacitance is consequently reduced. 
In literatures, several research papers have been published to determine the optimal 
turn-on and turn-off angles for SR motors [3.1 - 3.8]. In some papers, the optimal 
angles are decided by maximising the efficiency [3.3 - 3.5], while in others by 
maximising the average torque [3.6 - 3.8]. In [3.6], the optimal angles are found by 
maximising the average torque and maximising the area of the energy conversion loop. 
This technique has been adopted here to find the optimal angles of DLCIC. The flux 
trajectory of the optimal DLCIC is compared with the flux of the hysteresis current 
88 
control (HCC) and the pulse width modulation voltage control (PWMVC) in order to 
find the optimal angles ofDLCIC. The procedure to find the optimal angle ofDLCIC is 
described subsequently. 
In this chapter, the method to find the optimal tum-on and tum-off angles as well as the 
speed operation range of DLCIC, will be investigated and analysed. In the first half of 
this chapter, the speed range of the DLCIC operation will be found. The optimal tum-
on and turn-off angles of the HCC described in [3.6] have been simulated and compared 
with that of the DLCIC obtained from numerical simulation. The numerical process of 
how to find the optimal tum-on and turn-off angles of DLCIC is explained. The 
characteristic graphs such as average torque and torque per ampere which are resulted 
from the HCC and DLCIC are analysed and compared. Then, the operation speed range 
of DLCIC is determined. In the second half, flux variations which are resulted from 
HCC, PWMVC, and DLCIC are compared. The optimal tum-off angles of the DLCIC 
are determined from the flux variation characteristics of HCC and PWMVC, and the 
optimal turn-on angles of DLCIC are found by the numerical trend obtained from the 
tum-on angles of HCC. 
3.2 Optimal turn-on and turn-off under HCC and PWMVC 
In order to find the optimal angles of the dc-link current integration control (DLCIC), 
the optimal operation of hysteresis current control (HCC) and pulse width modulation 
voltage control (PWMVC) must be found. Since the DLCIC maintains a constant 
average dc-link current, it seems to be a control method between the HCC current 
control and the PWM voltage control. Thus, the results from the HCC and PWMVC are 
used as references to find optimal angles of the DLCIC. The operation procedures of 
the HCC and PWMVC from [3.6] have been adopted since they propose a simple 
procedure to find the optimal tum-on and tum-off angles, which produce the maximum 
average torque. Moreover, the average dc-link current values of HCC are used as 
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references of the dc-link current demand in the DLCIC. The flux variation under 
PWMVC has been analysed in order to determine optimal tum-off angle of the DLCrc. 
3.2.1 Hysteresis current control (HCC) 
The optimal angles ofHCC are adopted from 2 papers. The tum-on angle is determined 
according to [3.1] and the tum-off angle to [3.6]. To find the optimal tum-on angle of 
the HCC, the variation of the phase inductance with the rotor angle in relation to the 
phase current as shown in Figure 3.1 is considered. The inductance curve in Figure 3. 1 
is estimated from the actual inductance curve which is calculated from a finite element, 
as shown in Figure 3.2. 
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At the turn-on angle (eon), the switches of the converter for the active phase are turned 
on. This allows the phase current to directly rise from zero to the demand level at the 
comer point (em) of the inductance curve. The optimal tum-on angle (eon) equation 
[3.1] is shown in (3.1), as 
and 
where 
L .0) 
eadv = u 1 ph Vdc 
Lu is the inductance at the unaligned position. 
0) is the rotational speed. 
Vdc is the voltage of the DC supply. 
lph is the phase current of SR machine. 
(3.1) 
(3.2) 
The optimal tum-off angles are found by maximising the flux loop area of the phase 
current with the condition that the phase current at the tum-off angle is equal to the 
phase current demand (Jdmd). Beyond the tum-off angle (eoff), the voltage across the 
phase winding is equal to the negative supply voltage (- Vdc). This causes the phase 
current speedily drops. In the optimal scenario, the phase current assumingly decreases 
across the aligned position. The flux ratio, x, at the aligned position varies from ~ to 
2 of the flux at the optimal tum-off position. The optimal tum-off angle equation of 
3 
HCC in [3.6] is shown as 
e = _ em [_ Ra + 
off 2 R 
ua 
(3.3) 
where 
h 1· d .. 1 is the inverse of the inductance at tea Igne positlon,-
La 
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Rua is the inverse of the inductance at the un-aligned position minus the inverse of the 
. d h 1· d . . 1 1 III uctance at tea Igne posItIon, - --
Lu La 
ldmd is the demand current level 
x is the ratio of the flux at the aligned position to the flux at the optimal turn-off 
angle, varied between ~ to ~ 
-...;2 3 
It is noted that the aligned position in (3.3) is equal to zero degree . Thus, the turn-off 
angle is converted so that the unaligned position is zero. 
The optimal tum-on and tum-off angles of the SR machine have also been found by 
numerical simulations. The optimal tum-on and tum-off angles from the analytical 
equations in (3.1) and (3.3) are compared with those from the numerical simulation in 
Figure 3.3 and Figure 3.4. The average torques of the analytical and numerical angles 
are also compared in Figure 3.5. Although some of the numerical and analytical tum-on 
and tum-off angles in Figure 3.3 and Figure 3.4 are not close, the average torque from 
the analytical equations agree with the average torque from the numerical simulation. 
The analytical equation for the optimal tum-on and tum-off angles, (3.1) and (3.3), can 
be approximately used as the optimal tum-on and tum-off angles for the SR machine. 
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3.2.2 Pulse width modulation constant voltage control (PWMVC) 
Pulse width modulation constant voltage control (PWMVC) is a control method which 
keep the average terminal voltage of the phase winding constant by using a constant 
duty cycle. The principle of finding the tum-on, tum-off and duty cycle here is adapted 
from [3.6]. The optimal angles of PWMVC are calculated from the flux variation at a 
given current demand (ldmd) , as shown in Figure 3.6. The rate of change of the flLLX 
linkage over the comer point (em) to the aligned position (eo) is equal to the difference 
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between the flux linkage of the demand current at the aligned position (lI/a(ldmcJ) and 
that at the unaligned position ( lI/u(ldmcJ). Thus, the optimal duty cycle in [3.6] is found 
from 
D = ~ (lI/ a (1 dmd ) - lI/ u (1 dmd ) ) 
g Vde Ba - Bm 
where 
Ba is the aligned rotor position. 
ldmd is the demand phase current. 
lI/a(ldmcJ is the flux linkage of the demand phase current at the aligned position. 
lI/u(ldmd) is the flux linkage of the demand phase current at the un-aligned position. 
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Figure 3.6: Phase current flux and demand current flux in [3 .6] 
With that duty cycle, the optimal turn-on angle (Bon) is then found by 
B = B _ ())Luidmd 
on m D V 
g de 
(3.4) 
(3.5) 
The optimal tum-off (Bof!) of PWMVC is determined similarly to that of HCC by 
maximising the flux linkage loop. The necessary condition at the optimal tum-off angle 
is defined by 
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where ljIofj is the flux linkage at the tum-off angle (Bofj) 
Hence, the optimal tum-off angle in [3.6] is obtained, as 
Dg 
Bo!! = (1) Bon 
D +--
g 1- X 
(3.6) 
(3.7) 
where x is the ratio of the flux at the aligned position to the flux at the optimal tum-off 
angle, varied between ~ to ~ , as shown in Section 3.2.1. 
"\/2 3 
The resulting phase current of the PWMVC from (3.4), (3.5), and (3 .7) is much less 
than the demand phase current of the HCC since the flux of the optimal PWMVC phase 
current is lower than the flux of the HCC demand current. For the purpose of 
comparison, the flux of the PWMVC phase current should be increased to be equal to 
the flux of the HCC demand current (Jdmd) , as shown in Figure 3.7. 
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Figure 3.7: Comparison of flux linkage of demand current and PWMVC 
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To achieve this, the duty ratio of the PWMVC should be adjusted as follows. The flux 
of the phase current at the comer point (em) of the inductance curve in Figure 3.7 is 
equal to the flux of the demand current at the same point. The slope of the phase 
current flux is found from the slope of the demand current flux between the comer point 
(em) and the middle point (ea2) between the comer point and the aligned position. 
Moreover, the effect of the winding resistance is also included here since it is significant 
at the low speed range. The optimal duty cycle used in this chapter is presented, as 
D = _1 [Rl
dmd 
+0) lj/a2(Idmd ) -lj/ m (Idmd )] 
Vdc 8a2 - 8m 
where 
ea2 is the middle point between em and ea. 
If/a2(Idmd) is the demand current flux at ea2 . 
If/m(IdmciJ is the demand current flux at em. 
R is the phase resistance of the SR machine. 
From (3.8) and Figure 3.7, the optimal tum-on angle is obtained by, 
e = e _ OJLmldmd 
on m DVdc - IdmdR 
where Lm is the inductance of the demand phase current at em 
(3.8) 
(3.9) 
In the same way as (3.7), the optimal tum-off angle used in this chapter is derived as 
follows, 
(3.10) 
In this section, the equations to find the optimal tum-on and tum-off angles of HCC and 
PWMVC are described. The method to find the optimal tum-on and turn-off angles of 
DLCIC from the numerical simulation will be explained in the next section. 
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3.3 Determination of Optimal Angles by Numerical Simulation 
While hysteresis current control (HCC) uses the optimal tum-on and turn-off angles to 
operate the switched reluctance machine at a given speed and torque, the optimal angles 
of dc-link current integration control (DLCIC), introduced in Chapter 2, are yet to be 
established. To find the optimal angles of the DLCIC, the average dc-link current 
obtained from HCC, is employed as the dc-link current demand for DLCIC. It is used 
to limit the average level of the dc-link current. This is to ensure the comparison of the 
two methods has the same basis. 
To find the optimal angles of the DLCIC by numerical simulation, the de current 
demand is kept as a constant value and the tum-on and tum-off angles are varied. The 
tum-off angle is chosen first as it is the main factor that influence the average torque 
[3.6]. Although the average torque (Tavg) is considered as the first priority to select the 
turn-off angle, the torque per copper loss (Til R) and the peak to perk torque ripple 
(Tp2p) are also taken into account. After choosing the numeric optimal tum-off angle 
(Bofj), the numeric optimal tum-on angles( Bon) are varied and selected with the same 
criteria. 
For example, at 20-Nm torque and 100-rpm speed, the variation of the average torque 
(Tavg)with turn-off angle for different values of turn-on angles is shown in Figure 3.8. 
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Figure 3.8: Variation of Tavg of DLCIC with 80 ff at T = 20 Nm, 100 rpm 
Turn-off angle at 21 ° yields the maximum average torque and has been chosen for the 
optimal tum-off angle. The torque per copper loss (TIlR) in Figure 3.9 also presents a 
similar trend while Figure 3.1 0 shows the variation of the peak -to-peak torque ripple 
(Tp2p ) and indicates that at 21 °, the peak-to-peak torque ripple is relatively low. 
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Hence, the optimal turn-off angle is determined at 21 0. The turn-on angles have been 
varied and the resulting variation of the average torque (Tavg), torque per copper loss 
(Tl iR) and peak-to-peak torque (Tp2p) are illustrated in Figure 3.11 , Figure 3.l2 and 
Figure 3.13, respectively. 
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From these figures, the optimal turn-on angle at 3.5
0 
has been chosen. At this angle, the 
average torque (Tavg) is maximum, the torque per copper loss (Til R) is also high, and 
torque ripple (Tp2p) is relatively low. 
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Although in a very low speed range, e.g., 100 rpm, DLCIC is able to operate in all 
combinations of the turn-on and tum-off angles, in the high speed range, e.g., 3000 rpm, 
this is no longer possible. For instance, the average dc-link current of the DLCIC 
cannot reach the de current demand as shown in Figure3.14. At 20Nm and 3000rpm, 
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when tum-on angle is equal to 2° and tum-off angle is 18.75°, the average dc-link 
current at the beginning of dwell period cannot reach to the dc current demand. 
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Figure 3.14: Average dc-link current less than dc current demand 
Furthermore, when tum-off angle is 20° and tum-on angle is 2
0
, the phase current tail , 
which is the phase current beyond the tum-off angle, rises instead of falling when the 
rotor angle enters the generator zone where the slope of the phase inductance (L) is 
negative. In Figure 3.15, since the phase current (Jph) rises in the generator zone, the 
machine torque (1) is negative. When the uncontrolled generating operation occurs, the 
average dc-link current (DCavg) is negative and cannot reach the de current demand 
(DCdmd). These events should not allow to happen in the real operation. The operating 
range of tum-on and tum-off angles of the DLCIC is therefore limited. Hence, their 
boundary should be identified. 
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Figure 3.15: Phase current increasing in generator zone 
3.4 Comparison between DLCIC and HCC 
In the previous section, the process to acquire the numerical optimal turn-on and turn-
off angles of dc-link current integration control (DLCIC) has been described. In this 
section, the operation speed range of DLCIC is determined by the characteristic 
comparison between hysteresis current control (HCC) and DLCIC, such as the average 
torque, torque per copper loss and rms phase current, at the rated torque, 20Nm. Then, 
the operation speed range of the DLCIC is determined. The characteristics at torques 
lower than the rated torque and within the operational speed range, are investigated, by 
simulations of 3-phase SR machine. To have the same basis for the DLCIC and HCC, 
the dc current demand of DLCIC is taken from the average dc-link current of HCC. 
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3.4.1 Operation Speed Range 
Since a typical motor is designed to operate at the rated torque, the torque and current 
characteristics between the DLCIC and HCC at 20 Nm, the rated torque, are compared 
to find the operation speed range of DLCIC. Table 3.1 presents the speed, turn-on and 
turn-off angle details of the numerical optimal DLCIC. The comparisons of the average 
torques (Tavg), torque per ampere (TIl), torque per copper loss (Til R), rms phase current 
(/ph,rms), and peak-to-peak torque (Tp2p) ripple between HCC and DLCIC are shown in 
Figure 3.16, Figure 3.17, Figure 3.18, Figure 3.19 and Figure 3.20, respectively. 
Table 3.1: Speed, turn-on and turn-off angle of optimal DLCIC at rated torque 
speed Bon BOf! 
(rpm) 0 0 ( mech) ( mech) 
100 3.5 21 
500 3.25 19.75 
1000 3 19.5 
2000 2.5 19 
3000 1.75 19 
4000 
-1 18.25 
5000 
-3 17.5 
6000 
-6 16 
7000 
-4.5 16 
8000 
-6 14.25 
9000 
-7.5 12.75 
10000 
-13.5 7.5 
From Figure 3.16, it can be seen that most of the average torques (T avg) from the DLCIC 
are close to those from HCC since the de current demand, which is a main factor that 
influence the average torque, is taken from the average dc-link current of HCC. Torque 
per ampere (TIl) and torque per copper loss (Til R) graphs are similar, as shown in 
Figure 3.17 and Figure 3.18. When the speed is below 3000 rpm, these values from the 
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DLCIC are higher than those from the HCC, but after 3000 rpm, torque per ampere and 
torque per copper loss from the DLCIC are less than those from the HCC. This is 
because the rms phase currents (Irms) of the DLCIC over the speeds of 100 - 3000 rpm 
are lower than those of the HCC in the same speed. However, it is evident that from 
Figure 3.20, the torque ripples (Tp2p) of the DLCIC are much higher than those of the 
HCC. Hence, the operation speed range of DLCIC should not beyond by 3000 rpm. 
When the speed is higher than 3000 rpm, the machine operation will be switched to the 
HCC. 
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Figure 3.16: Comparison of average torque between HCC and DLCIC at 20 Nm 
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Figure 3.17: Comparison of torque per ampere between HCC and DLCIC at 20 Nm 
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Figure 3.18: Comparison of torque per copper loss between HCC and DLCIC at 20 Nm 
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Figure 3.19: Comparison of rms phase current between HCC and DLCIC at 20 Nm 
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Figure 3.20: Comparison of torque peak-to-peak between HCC and DLCIC at 20 Nm 
Although most of the average torques of DLCIC in Figure 3.l6 are close to those of 
HCC, in the low speed range, 100 - 500 rpm, the average torque of DLCIC is higher 
than those of HCC since during the dwell period, most of the machine torque and the 
phase torque of DLCIC are higher than those of HCC, as shown in Figure 3.21. The 
figure compares the phase inductance (L ), phase current (Iph) , phase torque (Tph), and 
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machine torque (7) of DLCICL and HCC at 20 Nm, and 100 rpm. The phase current of 
the DLCIC over the period from ito 18
0 
is higher than that of HCC and the variation of 
the phase inductance with the rotor position during that period is positive. These result 
in the average torque ofDLCIC being higher than that of HCC. 
Although the average torque of DLCIC in the low speed range, 100 - 500 rpm, is higher 
than that of HCC, the rms phase current of DLCIC is lower than that of HCC, as shown 
in Figure 3.18. This is because the dwell period of HCC is much longer than that of 
DLCIC, as shown in Figure 3.21. The phase current of HCC is high and constant from 
o 0 0 
3 to 22.5 , while the phase current of DLCIC is slightly higher than HCC during 7 to 
o 
18. Therefore, the rms phase current ofHCC is higher than that ofDLCIC. 
HCC & DLCIC at 20 Nm, 100 rpm 
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Figure 3.21: Comparison of current and torque of DLCIC and HCC at 20Nm, 100 rpm 
The benefit of the long dwell period in HCC is the low torque ripple. The torque ripples 
(Tp2p ) of HCC are always lower than those of DLCIC, as shown in Figure 3.20. 
However, the long dwell period cannot help to reduced the torque ripple in DLCIC. 
Figure 3.22 presents the overlap of the phase currents due to the long dwell period in 
DLCIC at 20 Nm, 100 rpm. During the overlap of the dwell period, the dc-link current. 
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which is maintain a constant average, is forced to fed 2 phase windings in the same 
time. The current and the torque of the outgoing phase rapidly reduce while those of the 
incoming phase slowly increase. Thus, the machine torque is substantially low since the 
slope of the inductance of the incoming phase is low. Hence, during the overlap period, 
a significant drop of the machine torque occurs. 
~30 
8 20 ~ 
Eo-< 10 
DLCIC at 20 Nm, 100 rpm, e =3.5°, e =20.75° 
015 16 17 18 19 20 21 22 23 24 25 26 
e (degree) 
Figure 3.22: Overlapping dwell period ofDLCIC at 20Nm, 100rpm 
On the other hand, without the overlapped dwell period in Figure 3.23, during the 
commutation, the phase current of the outgoing phase decreases quickly and the phase 
current of the incoming phase slowly increases due to the need for maintaining a 
constant dc-link current. The torque of the incoming phase is low and the resulting 
torque ripple of DLCIC without overlapping dwell period might be higher than that with 
the overlapping dwell period. 
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DLCIC at 20 Nm, 100 rpm, e =5°, e =20° 
Figure 3.23: Commutation period without overlap of dwell period of DLCIC 
Although the dc current demand of DLCIC is equal to the average dc-link current of 
HCC, the rms value of the phase current which results from DLCIC is different from 
those of HCC, as shown in Figure 3.19. The rms phase current of HCC is relatively 
constant when the speed is varied from 100 rpm to 6000 rpm. At the speed above 6000 
rpm, the HCC is gradually turned into single pulse operation and becomes completely 
single pulse operation at 10000 rpm. Consequently, the phase current decreases with 
increase in speed. However, the rms phase current of DLCIC is not smooth as that of 
HCC. It looks like a parabolic curve until 6000 rpm, then dramatically drops and rises 
agam. 
There are two factors which affects the rms current of DLCIC. One is the dc current 
demand. Since the principle of DLCIC is to maintain a constant average dc-link current 
as the dc current demand, if the dc current demand rises, the rms phase current is 
increased accordingly. 
109 
DLCIC, T = 20 Nm 
50 
40 
.-. 
~ 30 
'-' 
-= e 
-= u 20 Q 
10 
00 2000 4000 6000 8000 10000 
speed (rpm) 
Figure 3.24: Variation of dc current demand with speed at 20Nm 
The other is the speed. When the machine speed increases, for a given output torque, 
the dc current demand increases until 6000 rpm, as shown in Figure 3.24. When the dc 
current demand and the speed rise, the turn-on angle has to be advanced to maintain the 
average dc-link current being equal to the demand. The dwell period is then longer and 
the rms phase current is higher. 
In Figure 3.19, above 6000 rpm, when the SR machine is gradually turned into the 
single pulse mode, the dc current demand reduces. Consequently, in the range of 6000 
rpm to 8000 rpm the rms phase current reduces. Beyond 8000 rpm, the machine 
operates in a high speed range. The phase current during the turn-off time decreases 
slowly. Moreover, in a switching period, the turn-off time is shorter than the turn-on 
time. Consequently, the rms phase current of the DLCIC beyond 8000 rpm increases 
again. The machine operates as a single pulse completely at 10000 rpm. These explain 
the reasons of the unusual curve of the DLCIC phase current in Figure 3.19. 
In summary, the performance of the DLCIC deteriorates compared to the HCC when the 
speed is greater than 3000 rpm. The operation speed range of DLCIC is, therefore, 
chosen from 100 to 3000 rpm. 
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3.4.2 Performance Evaluation of DLCIC 
After the speed range of DLCIC is defined, 100 - 3000 rpm, the characteristics of 
DLCIC during the operation speed range are investigated in more detail. 
Torque average (T avg) 
Figure 3.25 compares the average torque from DLCIC and HCC at 20, 15, 10 and 5 
Nm. The patterns of the average torque in Figure 3.25 (a) - (d) are similar. When the 
speed is very low speed, the average torque of DLCIC is higher than that of HCC since 
during the positive inductance slope period, the phase current of DLCIC is higher than 
that of HCC, as explained in Section 3.4.1. When the speed increases, the average 
torques of DLCIC is close to those of HCC since the de current demand of DLCIC is 
taken from the average dc-link current of HCC. This implies the torque production 
capability of a DLCIC is slightly better than that of the HCC. 
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Figure 3.25: Comparison of average torque at T = 20, 15, 10 and 5 Nm 
Torque per ampere (Til) 
The comparisons of torque per rms ampere between DLCIC and HCC at torque 20, 15, 
10 and 5 Nm are shown in Figure 3.26. The torque per ampere characteristics at 20 and 
15 Nm shown in Figure 3.26 (a) and (b) for the DLCIC and HCC are still similar. The 
intersection of the HCC and DLCIC curves is shifted from 3000 rpm in Figure 3.26 (a) 
to 2000 rpm in Figure 3.26 (b). The torque per ampere graphs of DLCIC in Figs. 3.26 
(c) and (d) are different from those in Figure 3.26 (a) and (b). 
In Figs. 3.26 (c) and (d), torque per ampere values of DLCIC in the 1000 - 2000 rpm 
speed range are lower than those of HCC. Over the speed range, the reason of the lower 
torque per ampere of DLCIC is that the rms phase current of DLCIC is slightly higher 
than that ofHCC, as shown in Figure 3.27. However, the difference is very marginal. 
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Figure 3.26: Comparison of torque per ampere at T = 20, 15, 10 and 5 Nm 
The reason why the rms phase current of DLCIC at 5 Nm, 1000 rpm is higher than that 
of HCC is explained by comparing with the phase current and torque waveform of 
DLCIC and HCC. At this operation point, the rms phase current of DLCIC is slightly 
lower than that ofHCC as shown in Figure 3.27 (b). As will be seen from Figs. 3.28 (a) 
and (b), the current of the HCC is maintained constant during the dwell period, which is 
longer than that of DLCIC. In contrast, the phase current of the DLCIC rises to a higher 
level initially due to the fact that the energy in the outgoing phase is transferred to the 
incoming phase. It then decreases slowly. However, the phase current of the DLCIC 
has a long tail after the turn-off angle due to the fact that the voltage applied to the 
outgoing phase is greater than -V dc. The different phase current waveforms of DLCIC 
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and HCC result in a small difference in rms currents, which are dependent on torque and 
speed. 
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Figure 3.27: Comparison ofrms phase current at T = 20, 15 , 10 and 5 Nm 
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Figure 3.28: Comparison of phase current and torques of DLCIC and HCC at 15 and 10 
Nm, 1000 rpm 
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The cause of the slow decrease in phase current after the turn-off angle is the low 
average terminal voltage resulting from the DLCIC switching process. For better 
illustration, the phase currents at 20 Nm and 5 Nm are employed to describe the 
variation of average terminal voltage in Figure 3.29. 
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Figure 3.29: Average terminal voltage of DLCIC at 20 Nm and 5 Nm 
The dwell signal, the phase current, and the average terminal voltage of each switching 
period of DLCIC at 20 Nm and 5 Nm are represented in Figure 3.29. The tum-off 
angles of both DLCIC signals are the same at, 19.5°. Although the phase current for 20 
Nm torque at the turn-off angle is much higher that of 5 Nm, their tum-off periods, 
during which the phase current decay to zero are similar. The average terminal voltage 
applied to the outgoing phase for 5 Nm torque, of -3 5V, is less negative than that for the 
20 Nm torque, -52V. This causes turn-off period for 5 Nm torque to be as long as or 
even longer than the tum-off period for 20 Nm torque, while the magnitudes of the 
phase currents are very close. The relatively long tail of the DLCIC at low torque is the 
cause of slightly higher rms current compared to the HCC. 
116 
From Figure 3.27 (c) and (d), the rms phase currents ofDLCIC become lower than that 
of HCC again at 3000 rpm. The comparisons of the phase currents between the HCC 
and DLCIC at 1000 and 3000 rpm of 5 Nm torque are shown in Figure 3.30. The phase 
current tail of HCC at 3000 rpm is much longer than that at 1000 rpm. Although the 
phase current tail of DLCIC at 3000 rpm is also longer than that at 1000 rpm, the turn-
off time ratio between the DLCIC and HCC at 1000 rpm is definitely higher than the 
that at 3000 rpm. Hence, the rms phase current ofHCC at 3000 rpm in Figure 3.27 (d) 
becomes higher than that of DLCIC. This is the reason for the higher torque per ampere 
ofDLCIC than that ofHCC at 3000 rpm of 10 and 5 Nm in Figure 3.26 (c) and (d). 
For the peak-to-peak torques or torque ripples of DLCIC, although the demand torques 
are changed from 20 Nm to 15 Nm, 10 Nm, or 5 Nm, the torque ripples of DLCIC are 
still much higher than those of HCC, as shown in Figure 3.31. From previous figures 
such as Figure 3.28 and Figure 3.30, the torque ofDLCIC is higher than that ofHCC at 
the beginning of the dwell period. Since at the beginning of the dwell period, the 
incoming phase under DLCIC receives current from 2 sources, the outgoing phase 
current and the dc-link current, the phase current of DLCIC is higher than that of HCC. 
This results in the phase torque and the machine torque of DLCIC at the beginning of 
the dwell period higher than those of HCC. 
At the end of the dwell period as shown in Figure 3.28 and Figure 3.30, the phase 
current and the torque of DLCIC are usually lower than those of HCC due to the effect 
of back emf and the overlap of the dwell periods. At the end of the dwell period, the 
back emf is higher than that at the beginning of the dwell period. Thus, the decreasing 
rate of the phase current is faster. The phase current and the machine torque of DLCIC 
at the end of dwell period are low due to a constant switching frequency and a constant 
average dc-link current imposed by the control scheme. 
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Figure 3.30: Comparison of phase current and torques of DLCIC and HCC at 1000 and 
3000 rpm, 5 Nm 
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Figure 3.31: Comparison of peak-to-peak torque at T = 20, 15, 10 and 5 Nm 
Most of DLCIC operations have a short overlapping period at the end of the dwell. The 
dc-link current has to feed 2 phase windings at the same time. Consequently the torque 
of the incoming phase is low while the torque of the outgoing phase is much reduced. 
Hence, the minimum of the machine torque of DLCIC is lower than that of HCC. From 
this explanation, the torque ripple of DLCIC is always higher than that of HCC. 
3.5 Estimation of Optimal Turn-on and Turn-off Angles 
The optimal turn-on and turn-off angles of dc-link current integration control (DLCIC) 
are found by the numerical simulation in Section 3.3. However. the process to obtain 
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the optimal angles is tedious and consumes a long time. Hence, the estimation of the 
optimal turn-on and turn-off angles of DLCIC is required. In this section, the process to 
determine optimal turn-on and turn-off angles of DLCIC by analysing the flux 
trajectory [3.6] is proposed. Since under the DLCIC a constant average dc-link current 
is maintained, the control imposed by the DLCIC is neither the current control nor the 
voltage control. The fluxes from both Hysteresis Current Control (HCC) and Pulse 
Width Modulation Voltage Control (PWMVC) are analysed and compared with the flux 
from the DLCIC. 
3.5.1 Optimal Turn-off Angles 
To find the optimal turn-off angle of DLCIC, flux trajectory analysis described in [3.6] 
is utilised. For turn-off angle, two conditions of the phase current flux are of important 
[3.6]. First is the terminal voltage of the phase winding after the turn-off angle. Second 
is the flux linkage at the turn-off angle. Figure 3.32 presents the flux variations of 
HCC, PWMVC, and DLCIC for the same torque and speed demand. The flux of HCC 
rises rapidly from zero to the demand current flux and tracks along with it. The flux of 
PWMVC increases linearly due to constant voltage control. 
After the turn-off angle, the fluxes of HCC and PWMVC speedily decrease since the 
negative supply voltage is applied to the phase winding. This generates the negative dc-
link current which makes the voltage fluctuation in the dc-link capacitor. To reduce the 
voltage fluctuation, the DLCIC is aimed to eliminate the negative dc-link current. The 
current in the outgoing phase is synchronously released during the turn-on period of the 
incoming phase. The resulting flux of DLCIC after turn-off angle decreases slowly and 
is approximately parallel to the flux of the demand current (ldmd) between fully aligned 
and unaligned positions. The terminal voltage of the phase winding is found by this 
paralleling flux condition. The DLCIC flux at the turn-off angle is assumed to equal the 
demand current flux. 
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Figure 3.32: Flux ofHCC, PWMVC, and DLCIC at 20Nm, 1000 rpm 
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Since the flux slope ofDLCIC is assumed to be in parallel with the negative slope of the 
demand current flux, the duty cycle ofDLCIC during the de-fluxing is assumed to equal 
to the negative duty cycle ofPWMVC in (3.8), Section 3.2.2. 
The relationship between the rotor position and flux linkage during the de-flux period 
[3.6] is expressed as 
(3.11 ) 
where 
8 de-flux is the position of the machine during the de-fluxing period. 
D is the duty cycle ofPWMVC from (3.8). 
\jJde-flux is the flux linkage at 8de-flux during the de-fluxing period 
\jJoff is the flux linkage at tum-off angle 
To find the optimal turn-off angle with the maximum average torque in [3.6], the 
aligned position is set to zero degree and the flux linkage at the aligned position is equal 
to x'lfojJ when x is around Y.f2 to %, as stated in Section 3.2.1. From (3.11), flux 
linkage at the turn-off angle is 
(3.12) 
This is from the condition that the flux linkage at the tum-off angle of DLCIC is 
approximately equal to the flux linkage of the demand current, where the turn-off angle 
is obtained from 
If ojJ = 
where 
Rua . (}ojJ R----=-
a () 
m 
Ra is the inverse of the inductance at the aligned position, _1_. 
La 
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(3.13) 
Rua is the inverse of the inductance at the un-aligned position minus the inverse of the 
. d h l' d . . 1 1 m uctance at tea Igne posItIon, - - - . 
Lu La 
em is the comer point of the inductance curve. 
Idmd is the demand current. 
Using (3.12) and (3.13), the optimal tum-off angle can be written as 
(3.14) 
Then, the tum-off angle in (3.14) is converted from the position reference system in 
which the aligned position is defined at zero degree to the position reference system in 
which the unaligned position is set to zero degree. Figure 3.33 compares the variation of 
the numerical optimal tum-off angle and the analytical optimal turn-off angle at the 
rated torque with speed. 
T = 20 Nm without adjustment 
22,---~----~----~----~--~====~ 
21.5 
21 
19.5 
19 
500 1000 1500 2000 2500 3000 
speed (rpm) 
Figure 3.33: The comparison of the numerical and the analytical turn-off angles 
without adjustment 
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The trend of the analytical and numerical optimal tum-off angle are very close, but a 
gap exists. This is because the period in which the outgoing phase current is 
freewheeling until the incoming phase current becomes after behind the turn-off angle is 
not considered. Hence, the optimal tum-off angles from (3.14) should be advanced. 
The advance angle is calculated from the analytical optimal turn-off angle in (3.14) at 
3000 rpm, 20 Nm since the dc current demand is maximum at the rated torque and 3000 
rpm is the highest speed. The analytical tum-off angle is advanced around 5 - 6 %. 
T=20 Nm T = 15 Nm 
21 21 
~Numeri: aI 
• Anahu::aI 
20.5 20.5 
,.-.. 
'\ ~ ... 20 ... 20 ... 
... ... ~ ~ ~ ~ 
'-' \ '-' ~ 19.5 \ ~ 19.5 
a:> a:> 
--------19 
------
19 ~~ 
18.5
0 500 1000 1500 2000 2500 3000 1850 500 1000 1500 2000 2500 3000 
speed (rpm) speed (rpm ) 
(a) (b) 
T = 10 Nm T=5 Nm 
21.5 21.5 
21 21 \ 
20.5 \ ,.-.. 20.5 ~ ... ... ... 
... \ ... ~ ~ 20 20 ~ ~ 
'-' 
c c 
¢ ¢ 
a:> 19.5 a:> 19.5 
19 19 
18.5
0 500 1000 1500 2000 2500 3000 
18.5
0 500 1000 1500 2000 2500 3000 
speed (rpm) speed (rpm ) 
(C) (d) 
Figure 3.34: The comparison between the numerical and analytical turn-off angles 
Figure 3.34 compares the variations of the numerical turn-off angle and analytical turn-
off angle after adjustment with speed for 20, 15 , 10 and 5 Nm. The analytical optimal 
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tum-off angles after adjustment are closed to the numerical optimal tum-off angles and 
can be used for the optimal analytical tum-off angles. 
3.5.2 Optimal Turn-on Angles 
In previous section, the optimal tum-off angles are found from the de-fluxing curve. 
However, this cannot be applied to determine the optimal tum-on angle. The optimal 
tum-on angles of DLCIC are found from the comparison of the optimal tum-on angles 
of HCC with that of the DLCIC obtained through numerical simulations. As can be 
seen from Figure 3.35, the slope of the optimal tum-on angle variation of DLCIC and 
HCC at 20 Nm is almost parallel. The optimal tum-on angles for both decrease with 
speed, while the optimal tum-on angles ofPWMVC are constant. 
T = 20 Nm 
3.5 ~k -- HCC 
--+- PWMVC ~ --DLCIC 
0.... ~ 
'-~ ~ 
'-
'-
"'-
'" 
1.5 - , 
I 
o 500 1000 1500 2000 2500 3000 
speed (rmp) 
Figure 3.35: Variation of optimal tum-on angle ofHCC, PWMVC and DLCIC at 20 
Nm 
The variations of the optimal tum-on angles of HCC and DLCIC with the speeds at 20, 
15, 10 and 5 Nm are presented in Figure 3.36. The slope of the optimal tum-on angle of 
HCC increases with torque. In contrast, the slope of the optimal angles of DLCIC for a 
given torque are not constant. Since the tum-on angle has less influence on the machine 
average torque, the slope of optimal tum-on angle variation with speed at 20 Nm is 
employed to estimate the optimal tum-on angle of the DLCIC for any torque. This is 
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because the average slope of the optimal tum angle variation with the speed for the 
DLCIC at different torque is virtually constant. 
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Figure 3.36: Variation of tum-on angle ofHCC and DLCIC at 20, 15, 10, and 5 Nm 
To fully determine the optimal tum-on angle variations of the DLCIC with speed and 
torque, the optimal tum-on angle variations of HCC, PWMVC, and DLCIC with torque 
are compared at 3000 rpm. Since 3000 rpm is the maximum operation speed of DLCIC. 
its optimal tum-on angle is more sensitive. Figure 3.37 shows the numerical optimal 
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tum-on angle of DLCIC is between those of HCC and PWMVC at 3000 rpm. This is 
because the operation of DLCIC is neither current control nor voltage control. 
Consequently, the analytical optimal tum-on angles of DLCIC at 3000 rpm are 
estimated as the average of those of the HCC and PWMVC. The resulting analytical 
optimal tum-on angle variations are compared with the numerically simulated values in 
Figure 3.38. 
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Figure 3.37: Variation of tum-on angle with torque at 3000 rpm 
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Figure 3.38: The comparison between the numerical and analytical tum-on angles 
As is evident from Figure 3.38, the analytical and the numerical optimal tum-on angles 
are close. The comparisons of the average torque and torque per ampere which are 
obtained using the numerical and analytical tum-on and tum-off angles are given in 
Figure 3.39 and Figure 3.40. The torque per ampere values with the analytical optimal 
tum-on and tum-off angles over the speed range of 2000 - 3000 rpm in Figure 3.40 (a) 
are slightly higher than those with the numerical optimal tum-on and tum-off angles . 
Since the analytical optimal tum-on angle at 20 Nm, 2000 rpm is smaller than that of 
the numerical optimal tum-on angle, the dwell period with the analytical optimal tum-
on and tum-off angles is longer than that of the numerical ones. Consequently, the nTI S 
phase current with the analytical angles is higher than that with the numerical angles. 
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Nevertheless, the difference between two is very small. Thus, the analytical optimum 
tum-on and tum-off angles can be used to implement the DLCIC. 
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Figure 3.39: Comparison of average torque of numerical and analytical optimal angles 
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Figure 3.40: Comparison of torque per ampere of numerical and analytical optimal 
angles of DLCIC 
3.6 Conclusion 
In this chapter, the optimal turn-on and turn-off angles of the DLCIC are firstly found 
by extensive numerical simulation and the operation speed range of DLCIC is defined. 
The operational characteristics of the DLCIC with optimal tum-on and turn-off angles 
are analysed, and compared with HCC. Since the process of finding the numeric 
optimal angles of DLCIC is tedious and time consuming, the estimation of the optimal 
turn-on and tum-off angle is established. To estimate the optimal turn-off angles. the 
flux linkages from HCC, PWMVC and DLCIC are compared and analysed. The 
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optimal tum-on angles of DLCIC are estimated from the optimal tum-on angles of HCC 
at the rated torque. After the analytical optimal turn-on and tum-off are generated, the 
average torque and the torque per ampere from them are compared with those obtained 
with the numerical optimal turn-on and tum-off angles. The average torque and the 
torque per ampere from the analytical and numerical optimal tum-on and turn-off angles 
are closed. Hence, the analytical optimal turn-on and tum-off angles can be used in the 
speed range below 3000 rpm. 
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Chapter 4 
Filter Design 
4.1 Introduction 
In order to attenuate the ac harmonics from the switched reluctance (SR) drive and to 
isolate the disturbance from the dc supply network, it is necessary to include a low pass 
filter between the dc supply (Vdc) and the converter stage. The primary objective of the 
input filter is to dampen the ripples of the capacitor voltage and the ripples of the input 
current (h). For this purpose, many designs employ a low cut-off frequency which is 
composed of a large inductor and capacitor [4.3]. The cut-off frequency is generally 
designed to be less than the ripple frequency by around 10 times [4.1]. 
Nonetheless, the filter may induce significant performance degradations of the drive 
system [4.2-4.4]. The interaction between the input filter and the constant power load, 
which behaves dynamically as a negative impedance, may also lead to the system 
instability [4.5-4.14]. The stability equation, which governs the values of the capacitor 
and inductor, is found from the second order transfer function between the average of 
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the capacitor voltage and the dc supply voltage. The power quality lines for the dc-link 
capacitor and the input inductor are constructed from the spectrum of the capacitor 
voltage and the input current plotted against military (MIL) standards, [4.15 -4 .16]. The 
capacitance and the inductance in the filters are chosen from a crossing point between 
the stability lines and the power quality lines for a given damper resistance. The 
lightest weight of the input filter component set, which consists of the input resistor, 
input inductor and dc-link capacitor, is chosen. 
In this chapter, two filter designs are considered for comparison. The first filter is 
designed for the combined operation of dc-link current integration control (DLCIC) and 
hysteresis current control (HCC). In the low speed range (i.e., 100 - 3000 rpm), DLCIC 
is employed. Above 3000 rpm, HCC is used. The second filter is designed for HCC 
over the entire operation range. One of the benefits from the proposed method is a 
much lighter input filter, compared to that of HCC. In this chapter, the supply side low 
pass filter is designed. Since the major concerns are to satisfy the stability and the 
power quality criteria, the cut-off frequency is not directly specified within the filter 
design. 
4.2 Design Scenario Selection 
The RLC filters is sited between the dc supply (Vdc) and the H-bridge converter, as 
shown in Fig. 4.1. 
i----R-------------L---i~p~t-Fiit~~--! I 
: L :~ 
~ : -------,..-
C 
, 
, 
, 
~----- - - - - -- -- - -- - -- - - - -- - - - - -- - --- - - - - ----! 
+ 
Converter 1-----1 
Figure 4.1: RLC low pass filter with converter as machine drive 
135 
The de supply (Vdc) is assumed to be an ideal voltage source. However, any loss and 
parasitic inductance in the cable can be lumped input resistance (RL) and input 
inductance (L). 
The first process of the filter design is to chose the design scenario. Since the total 
harmonic distortion (THD) is used as a key factor for the filter design in [4.17-4.19], it 
has been adopted to find the design scenario where the peak to peak of the dc-link 
capacitor voltage is at a maximum. As will became apparent in the experimental 
chapter, it is not possible to directly measure the dc-link current between the dc-link 
capacitors and the converter in hardware. Therefore, in this thesis, THD is generated 
from the simulated dc-link current. The THD of the dc-link current analysed by Fast 
Fourier Transform (FFT) and THD is found from (4.1), 
(4.1) 
where Hac is the ac harmonic spectrum of the dc-link current and Hdc is the de harmonic 
(fundamental harmonic) of the dc-link current. Thus, the fluctuation is increased with 
THD. This equation shows that the ripple of the dc-link capacitor voltage increases 
with THD since the sum of the ac harmonic is increased. 
At the same speed and same demand torque, the peak to peak voltages of the dc-link 
capacitor using the DLCIC technique is much lower than when using the HCC 
technique. Thus, in the combined operation, when DLCIC is operated at the speed 100 
-3000 rpm and above 3000 rpm, HCC is performed, the dc-link current from HCC at 
3000 rpm is used to produce THD to find the design scenario. In the HCC operation, 
the dc-link current of HCC is definitely used to find the design scenario. 
As the demand phase current of the rated demand torque is highest among those of other 
demand torques, the dc-link currents at the rated demand torque are analysed here. The 
peak to peak of the dc-link capacitor voltage (Ve) and the input current (h) are 
maximum at the rated demand torque. 
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Figure 4.2 presents THD of the dc-link current of the hysteresis current control (BCC). 
As previous stated, for the combined operation, the maximum TBD of the combined 
operation is chosen from THD of HCC at the speed 3000 rpm. For the BCC operation, 
the HCC is operated entirely all speed range. Hence, the maximum of THD has been 
chosen at 100 rpm, which is the lowest speed. After the design scenarios are chosen, 
the dc-link currents from both scenarios are employed to calculate the stability and 
power quality for a given set of the filter parameters. 
600 r-------,---------,----,----------r-;:=====;_J 
- 20Nm 
- 15Nm 
-10Nm 
- 5Nm 
400 
200 ~'--
~ 
100  
°0::-- ~2=00=-=0- ~4:-=':00::-::-0----=-60::'::0-=-0 ---:::80~00::---~1-:-:0000 
speed (rpm) 
Figure 4.2: THD of dc-link current from HCC at rated torque 
4.3 Stability and Power Quality 
In this section, the processes to calculate the input inductance and the dc-link 
capacitance of the input filter from the stability and the power quality are described. In 
order to ensure satisfactory operation of the filter under all condition it is necessary to 
determine the stability limit for a given combination of filter parameters. There are a 
number of techniques for predicting stability of such second-order system, including 
Nyquist criterion [4.10] , impedance/admittace method [4.31 -4.32] , Bode plot [4.30] , 
and Root Locus [4.23]. In this thesis a method based on feedback linearization 
technique from [4.5] was adopted. 
137 
4.3.1 Stability 
When the converter operates under tightly regulated feedback control at a certain speed 
and torque, the machine acts as a constant power load. This causes the negative 
impedance at the input terminal of the converter [4.5, 4.9, 4.20-4.21]. Figure 4.3 
displays the circuit diagram of the input filter and the machine load which acts as a 
constant power load. The current source (ia) represents as a constant power load. The 
derivative of the load power is zero as 
dP = idv + vdi = 0 
where P is the power of the load, i is the load current and v is the load voltage. 
The small signal impedance of the constant power load is found from 
Z =dv=_v 
P di i 
where Zp is the impedance of the constant power load. 
Figure 4.3: Input filter circuit diagram with constant power load 
(4.2) 
(4.3) 
When the machine operates at a constant torque and speed, the machine power is shown 
as 
(4.4) 
where Va is the average input voltage of the converter and ia is the average current 
drawn by the converter. 
From (4.3) and (4.4), the impedance of the constant power load is rewritten as 
Vo V0
2 
Z =--=--
P . P 10 
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(4.5) 
From Figure 4.3, the transfer function is expressed by, 
Vo 1/ LC 
-
Vdc 2 ( R L P J (1 P R L J 
s + T- V02C s+ LC - Vo2LC 
where 
Vdc is the de supply voltage. 
RL is the resistance of the low pass input filter. 
L is the inductance of the low pass input filter. 
C is the dc-link capacitance of the input filter. 
The second order system equation is represented as 
where 
X(s) is the response of the system. 
U(s) is the input of the system. 
O1n is the natural frequency. 
( is the damping ratio of the system. 
(4.6) 
(4.7) 
The damping ratio and the natural frequency can now be expressed by combining (4.6) 
and (4.7), as 
(4.8) 
and 
012 = _1_(1_ PRL J 
n LC v,2 
o 
(4.9) 
Then, from (4.8) and (4.9), the dc-link capacitance variation with the inductance to 
satisfy a required damping for a given damping resistance (RL), load power (Po) and 
capacitor voltage (Vo) is described as, 
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(4.10) 
Equation (4.10) is referred to as the stability capacitance - inductance line. Thus, the 
dc-link capacitance is found from (4.10) when other variables are substituted. 
The load power (P) is substituted by the maximum input power of the SR machine, 13 .5 
kW, from Chapter3, which represent the worst condition [4.24]. The average output 
voltage of the input filter (Vo) is estimated by the de supply voltage, 270V. This value 
is also used in the simulation to find the average dc-link current. The damping ratio is 
the minimum damping ratio, 0.03, from [4.22-4.23]. The input resistance of the low 
pass filter is varied among 0.01, 0.05, 0.1 and 0.2 n. 
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10000 
- '- 0.010 
9000 
- B - 0 .050 
-4- 0.10 
8000 / ~ 0.20 I 
.- 7000 / ~ :::1. 
--
6000 ~ 
C,.l 
= 5000 B 
.s 
.~ 
eo: 4000 ~ B 
C. 
eo: 
U 3000 ~CY 
2000 ..0--
.[)~ 
-
- ~ -1000 
-{)- _ -0-
_-+--
0 
0 200 300 400 500 600 
Inductance (1lH) 
Figure 4.4: Stability lines with varied input resistances 
The stability lines of the input inductance and the dc-link capacitance in the low pass 
filter are represented in Figure 4.4. The 4 stability lines are produced from the input 
resistance as previous stated. Any capacitance - inductance combination above these 
lines indicates that the system will be stable with a damping ratio greater or equal to 
0.03. From Figure 4.4, the dc-link capacitance is decreased with the input resistance. 
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Nevertheless, a high input resistance reduce the efficiency of the drive system by reason 
of the high loss in the resistor. 
4.3.2 Power Quality 
After the process of the stability lines are described in the previous section. In this 
section, the required capacitance - inductance relationship referred to as power quality 
lines are established. The objective of the power quality line is to find the minimum 
capacitance and inductance for the input filter. There are two power quality 
requirements in [4.24]. One is the power quality for the dc-link capacitor voltage 
defined in the MIL-STD-704F standard [4.15] and the other one is the power quality for 
the input current defined in the MIL-STD-416E standard [4.16]. 
A power quality line describes the capacitance - inductance relationship, in a similar 
manner to the stability line. The capacitance in the power quality line is the minimum 
capacitance which makes the capacitor voltage and the input current satisfied the two 
standards. 
To find the minimum capacitance, input resistance (RL) and input inductance (L) are 
varied for computing the capacitor voltage (Ve) and the input current (h). The input 
resistance is also varied from 0.010 to 0.20 as showing in Section 4.3.1. The input 
inductance is varied from the minimum inductance, 10JlH. For given values of the 
input resistance and input inductance, the dc-link capacitor is firstly specified with a 
low capacitance. Then, those input filter components, input resistor, input inductor and 
dc-link capacitor, are employed to compute the input current and the capacitor voltage 
from the simulated dc-link current of the design scenario. Subsequently, the resulting 
waveforms of the capacitor voltage and input current are analysed by FFT to obtain the 
spectrums. Those spectrums are plotted along with the standards for the following 3 
conditions, 
1. The ripple, peak to peak voltage of the dc-link capacitor is within 10% of the 
dc supply voltage, 27V. 
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2. The harmonic spectrum of the capacitor voltage normalize to the supply 
voltage (Vde) is within the MIL-STD-704F standard, as shown in Table 4.1. 
3. The harmonic spectrum of the input current normalize to the maximum 
average dc-link current (Ide,max) is within the MIL-STD-416E standard, as 
shown in Table 4.2. 
Table 4.1 shows the limit of the capacitor voltage harmonic spectrum normalize to the 
supply voltage according to the MIL-STD-704F standard [4.15]. Table 4.2 shows the 
limit of the input current harmonic spectrum normalising to the maximum average dc-
link current, according to the MIL-STD-416E standard [4.16]. The maximum average 
dc-link current is the average dc-link current at the rated torque and 6000 rpm, as 
shown in Chapter 3. 
Table 4.1: Limit of dc-link capacitor voltage harmonic component according to MIL-
STD-704F standard 
Frequency 10Hz 1 kHz 5 kHz 50kHz 500 kHz 
% of Vde 0.316% 3.l6% 3.l6% 0.316% 3.l6x 10-3% 
Table 4.2: Limit of input current harmonic component according to MIL-STD-416E 
standard 
Frequency 40Hz 1 kHz 5kHz 50kHz 150 kHz 
% of Ide,max 1% 5% 5% 0.5% 0.056% 
If one of the three conditions is not passed, the specified capacitance value is increased. 
The capacitor voltage and the input current are calculated again. Then, the spectrum of 
the voltage and the current are re-plotted against the standards. This process is repeated 
until all of the three conditions are satisfied, with a minimum capacitance value. The 
process to find the power quality are illustrated in Figure 4.5. 
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Do simulation to get 
the capacitor voltage and input current 
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Find the harmonic spectrum of the capacitor voltage 
Yes 
Figure 4.5: Power quality process (a) 
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End 
Figure 4.5: Power quality process (b) 
Figure 4.6 presents an example where the filter components, input resistor, input 
inductor, and dc-link capacitor, satisfy the three conditions. From this example, the 
minimum capacitance is 933 IlF when the input inductance is 195.4 IlH and the input 
resistance is 0.1 Q. The capacitor voltage is computed from the simulated dc-link 
current of the design scenario which is from the HCC at 3000 rpm for the combined 
control. In Figure 4.6(a), the capacitor voltage, 8.53V, of which the peak to peak 
voltage is less than 100/0 of the supply voltage, is illustrated. Figure 4.6(b) presents the 
spectrum of the capacitor voltage as a percentage below the dashed standard line. 
Figure 4.5( c) shows the spectrum of the input current as a percentage which is also 
below the standard line. 
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Figure 4.6: Example of 3 condition achievement to find minimum capacitance 
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The minimum capacitances in the previous paragraph where the spectrum and capacitor 
voltage satisfy the three conditions with a varied input inductance for a given input 
resistance are plotted in a power quality line. Figure 4.7 shows the power quality lines 
for the combined control filter design. These lines are detennined against the dc-link 
current of the HCC at 3000 rpm, which is the design scenario in Section 4.2. In Figure 
4.8, the power quality lines for the filter design with the HCC are presented in Figure 
4.8. Those lines are established from the dc-link current of the HCC at 100 rpm, as 
selected in Section 4.2. 
Power quality 3000rpm 
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Figure 4.7: Power quality lines from hysteresis 3000rpm 
Power quality lOOrpm 
- 0.010 
- 8 - 0 .050 
--+--- 0 .1 0 
---{)- 0 .20 
4 6 8 10 
Inductance (mll) 
Figure 4.8: Power quality lines from hysteresis 100rpm 
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4.3.3 Filter Component Values 
After the stability lines and the power quality lines are established in the previous 
sections, the dc-link capacitance and the input inductance from both lines can be 
determined for each given input resistance in this section. 
By way of examples, for the filter design with the combined control, Figure 4.9 
represents the graph of the stability line and the power quality line for which the input 
resistance is 0.01 n. Any capacitance and any inductance values in the shade region 
above the stability line and the power quality line may be selected for the designed 
filter. However, the aim of this research is to minimise the capacitance which occurs at 
the intersection point of the lines. Thus, the capacitance and the inductance at the 
intersection are chosen for the filter. From Figure 4.9, the selected capacitance is 
3760flF and the selected inductance is 0.048mH. 
R = 0.01 n, 3000rpm 
18000 
16000 
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- power quality 
14000 
-~ 12000 
-8 10000 
c: 
.5 8000 
'0 
ns 
Q. 6000 ns () 
4000 
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0 0.1 0.2 0.3 0.4 0.5 0.6 0 
Inductance (mH) 
Figure 4.9: stability line and power quality when RL = 0.01 n 
For the combined control, the graphs of stability line and the power quality line. where 
the input resistances CRL) are 0.05 , 0. 1 and 0.2, are similarly presented in Figure 4.10. 
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Figure 4.11 , and Figure 4.12, respectively. The capacitance and the inductance at the 
crossing point from Figure 4.1 0 are selected at 1361 ~F and 0.134mH consequently. 
From Figure 4.11 , the selected capacitance is 933 ~F and the selected inductance is 
0.195mH. In Figure 4.12, the input resistance is 0.20. The dc-link capacitance is 
chosen at 653~F and the input inductance is chosen at 0.282mB. From Figure4.10 -
Figure4.12, it can be seen that when the input resistance increases, the range of the 
possible selected capacitance and inductance is wider. 
R = 0.050, 3000rpm 
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Figure 4.10: stability line and power quality when RL = 0.05 0 
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R = 0.10, 3000rpm 
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Figure 4.11: stability line and power quality when RL = 0.1 n 
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Figure 4.12: stability line and power quality when RL = 0.2 n 
The graphs of the stability lines and the power quality lines for the filter design with the 
HCC are similar to those graphs in Figure 4.9 - Figure 4.12, and the capacitance and the 
inductance can be determined in the same way. Table 4.3 summarises the values of the 
input resistance, input inductance and dc-link capacitance for both fi lter designs. 
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Table 4.3: Filter component values of filter designs 
DLCIC + HCC 
R(O) L(mH) C (JlF) 
0.01 0.048 3760 
0.05 0.134 1361 
0.1 0.195 933 
0.2 0.282 653 
HCC 
0.01 0.890 68,870 
0.05 2.450 24,934 
0.1 3.596 17,170 
0.2 5.170 11,797 
From Table 4.3, when the input resistance is higher, the resulting filter capacitance is 
lower because the input resistance acts as a damping resistor. However, this gives a 
larger voltage across the resistor and more power dissipation in the input filter. 
In contrast, the filter inductance increases with the increase of the input resistance. 
With a low capacitance, it is necessary to increase the inductance in order to attenuate 
the harmonics of the input current below the standard limit. Hence, it is not clear, 
which design shown in Table 4.3 yields the minimum weight. The answers are found in 
the next section. 
4.4 Weight of Filters 
From the previous section, the input inductance and the dc-link capacitance of the filter 
designs with the certain input resistances have been found. When the dc-link 
capacitance decreases, the input inductance increases. The trade-off among the filter 
components happens. So, the total weight of the input filter are estimated to compare 
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and find the lightest set of the input filter components. The process to find the weight 
of each component of the input filter is described in this section 
4.4.1 Inductor weight 
The inductor weight is calculated in this section. The process begins with the general 
inductor design [4.25-4.26]. Then, the inductor weight is calculated as follows [4.22]. 
The inductor weight is composed of the weight of the copper wire and the iron core, as 
(4.11 ) 
where 
WI is the total weight of the inductor. 
Wcu is the weight of the copper wire. 
Wiron is the weight of the iron core. 
Figure 4.13: Dimension diagram of inductor core 
Figure 4.13 represents the iron core of the double-E core of the inductor. The 
relationship between the inductance and the width of the inductor core is revealed as 
(4.12) 
where 
L is the designed inductance. 
Ip is the peak current of the inductor. 
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N is the number oftums. 
Bmax is the maximum permissible flux density. 
KJ is a form factor coefficient. 
Cw is the width of the inductor core. 
The weight of the iron core is given as 
~ron =K1C;[2Ww(K2 +1) +Cw(l + n/4)] 
where 
Ww is the width of the inductor window. 
K2 is the aspect ratio of the coil window. 
The weight of the copper wire is found from 
where 
dcu is the weight density of the copper wire. 
Acu is the cross section area of the copper wire. 
lav is the average length of the coil. 
where 
where 
hb is the thickness of the bobbin. 
(4.13) 
(4.14) 
( 4.15) 
From the maximum input current from Chapter3, 50A, the graph of the relationship 
between the inductor weight and the inductance is presented in Figure 4.14. 
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Figure 4.14: Inductor weight variation with inductance 
4.4.2 Capacitor weight 
The capacitor weight is estimated from the technical data of commercially 
manufactured dc-ac film-foil capacitors. Two different dc voltage ratings of 450V 
[4.33] and 700V [4.27] are considered. The lower rating results in a lower weight but at 
the expense of a reduced voltage margin from the 270V nominal dc link voltage. Curve 
fitting was used to estimate the relationship between the weight and the capacitance at 
voltage ratings of 450V and 700V. The relationship between the capacitor weight and 
the capacitance is shown in Figure 4.15. 
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Figure 4.15: Capacitor weight variation with capacitance 
4.4.3 Resistor weight 
The resistor weight depends on the dissipated power rate of the resistor. From Section 
4.3, the given input resistances are 0.01 , 0.5 , 0.1 and 0.2 n and the maximum inductor 
is 50A. Thus, the dissipated power is varied from 25W to 500W. Due to the wide 
range of the dissipated power, two types of commercial resistors are used to calculate 
the weight of input resistors. For the low power range of the power dissipation 
resistors, 5 - 50W, Vishay wire wound resistors are used. For the high power range of 
the power dissipation resistor, 50 - 500W, Vishay cement resistors are employed. The 
graph of the estimated relationship between the resistor weight and the power rating of 
the resistor is illustrated in Figure 4.16. 
After the weight of all resistors, inductors and capacitors are determined, the weight 
data of the resistance, inductance and capacitance are shown in Table 4.4 and Table 4.5. 
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Figure 4.16: Resistor weight variation with resistance 
Table 4.4: Filter component weight for the combine control 
RL L C (450V / 700V) 
0.010 0.048 mH 
3760 IlF 
8.54 kg 450V 
0.05 kg 0.25 kg 9.25 kg 700V 
0.050 0.134 mH 3.14 kg 450V 
1361 IlF 
0.19 kg 0.60 kg 3.41 kg 700V 
0.10 0.195 mH 2.17 kg 450V 
933 IlF 
0.51 kg 0.86 kg 2.37 kg 700V 
0.20 0.282 mH 1.54 kg 450V 
653 IlF 
1.22 kg 1.25 kg 1.69 kg 700V 
total weight 
8.84 kg 
9.55 kg 
3.93 kg 
4.20 kg 
3.54 kg 
3.74 kg 
4.01 kg 
4.16 kg 
Table 4.4 presents the weight of the filter components for the designed filter with the 
combined control. The chosen filter components are from the lightest weight set which 
the input resistance is 0.10. For HCC, the weights of the filter are shown in Table 4.5 . 
The lightest weight filter set is also the 0.10 resistor set. 
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Table 4.5: Filter component weight for hysteresis current control (HCC) 
RL L C (450V / 700V) total weight 
0.010 0.89 mH 155.03 kg 450V 159.64 kg 
68870 ~F 
0.05 kg 4.56 kg 167.60 kg 700V 172.21 kg 
0.050 2.45 mH 56.18 kg 450V 72.56 kg 
24934 ~F 
0.19 kg 16.19 kg 60.75 kg 700V 77.l3 kg 
0.1 0 3.60 mH 38.71 kg 450V 66.02 kg 
17170 ~F 
0.51 kg 26.80 kg 41.86 kg 700V 69.17 kg 
0.20 5.17 mH 26.62 kg 450V 70.72 kg 
11797 ~F 
1.22 kg 42.88 kg 28.79 kg 700V 72.89 kg 
From both tables, the lightest weights of the filter component for the combine control 
and HCC are the set of 0.1-0 resistor. The 450-V rated capacitor yields lighter weight 
of the filter set than the 700-V rated capacitor. The weight of the filter for the combined 
control which 450-V rated capacitor is used is 3.54 kg and that for the HCC is 66.02 kg. 
Therefore, the weight of the filter for HCC is 18.65 times of that for the combined 
control, when the 450-V rated capacitor is used. When the 700-V rated capacitor is 
used, the weight of the chosen filter set for the combined control is 3.74 kg and that of 
the HCC is 69.17 kg. The ratio of the filter weight which is used the 700-V rated 
capacitor between the combined control and the HCC is 18.49 times. 
After the filter components have been designed, the filters will be checked with the 
simulation of the de link integration control, and the thermal stress on the capacitor 
occurring from the rms dc-link current is also assessed. 
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4.5 Design analysis 
After the filter components based on the minimum weight are selected, simulations are 
performed to ascertain whether the operation ofDLCIC is effective as expected with the 
designed filter. Furthermore, the dc-link capacitor will be assured that it can tolerate the 
thermal stress during the machine operation. 
4.5.1 DLCIC examination 
Although DLCIC is proved that the peak to peak of the capacitor from DLCIC is much 
lower than that of HCC, all designed scenarios are from HCC. If the designed filter is 
been used with DLCIC, whether the voltage ripple and the spectrums of the capacitor 
voltage and input current are still below the standard limits. Hence, in this section, the 
operation of DLCIC with the designed filter is examined to determine the capacitor 
voltage and input current from DLCIC satisfy the three conditions of the military 
standards, as stated in Section 4.3.2. 
The capacitor voltage ripple and the spectrums from the voltage and current of DLCIC 
have been inspected at the rated demand torque. The speeds of the test are chosen at 
100 rpm and 3000 rpm because the speed range of DLCIC is from 100 rpm to 3000 
rpm. If the voltage and the current at these speeds are approved, it is implied that the 
filter design can be utilised with the DLCIC operation at the speeds between 100 rpm 
and 3000 rpm. 
Figure 4.17 shows the capacitor voltages from DLCIC at 100 rpm and 3000 rpm. 
Although the capacitor voltage ripple at 3000 rpm is higher than that at 100 rpm, in both 
graphs the capacitor voltage ripple is not higher than 27 V or 10% of the dc supply 
voltage. Hence, the operation ofDLCIC passes the first condition. 
Figure 4.18 presents the spectrum of the capacitor voltages. The red dashed line is the 
standard line from MIL-STD-704F. The harmonics of the capacitor voltage are not 
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supposed to be beyond that line. From the figure, the harmonics of DLCIC at 100 rpm 
and 3000 rpm are still below the standard line. 
Figure 4.19 shows the harmonics of the input currents, and it has the dashed standard 
line, similar to Figure 4.18. As expected, the harmonics of the input current from 
DLCIC in Figure 4.19 are not beyond the standard limit. Hence, it can be seen that the 
designed filter and DLCIC can well cooperate in the speed range of 100 - 3000 rpm. 
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Figure 4.17: Capacitor voltage ofDLCIC 
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Figure 4.18: Spectrums of capacitor voltage of DLCIC 
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Figure 4.19: Spectrum of input currents of DLCIC 
4.5.2 Thermal Stress of Dc-link Capacitor 
Since the capacitor temperature and frequency have a strong influence on the life time 
of the capacitor, it is important that the filter capacitor life is not shorten due to the 
excessive thermal stress in the dc-link capacitor [4.28-4.29, 4.34]. The capacitor 
temperature is determined from 
( 4.16) 
where 
Tc is the temperature of the dc-link capacitor. 
Ta is the ambient temperature. 
i c,rms is the maximum rms current of the dc-link capacitor. 
Rs is the equivalent series resistance of the dc-link capacitor. 
Rth is the thermal resistance of the dc-link capacitor. 
The thermal stress examinations are done for both designed filters . The simulations has 
been done at the rated torque. The rms current in the dc-link capacitor of both filters are 
calculated in Table 4.6 and Table 4.7. 
Table 4.6 shows the rms currents in the dc-link capacitor in the case that DLCIC and 
HCC are combined for the SR machine operation. The maximum rms current from 
159 
HCC occurs at 4000 rpm, 44.8178 A. The capacitance from the designed filter is 933 
JlF. From the film foil capacitor datasheet [4.27], the equivalent series resistance of the 
capacitor (Rs) is 0.5 mn and the thermal resistance (Rth) is 2.1
0 C/W. 
Table 4.6: Rms current in dc-link capacitor at the rated torque for the combined control 
Control method speed (rpm) Ic,nns (A) 
100 19.36 
500 2l.83 
DLCIC 1000 24.75 
2000 27.90 
3000 29.29 
3000 43.14 
4000 44.82 
5000 42.67 
6000 35.97 
HCC 
7000 31.96 
8000 29.96 
9000 28.57 
10000 26.43 
° When the ambient temperature is 40 C, from (4.16), the capacitor temperature IS 
° 42.11 C. This capacitor temperature is much lower than the hotspot temperature 
limitation of the capacitor, which is 70°C. Thus, the 933 JlF capacitor can be used 
without compromising its life time. 
Table 4.7 presents the rms currents of the dc-link capacitor for the HCC filter design. 
The maximum rmS current also occurs at 4000 rpm, 44.2682 A. For the HCC operation, 
the designed capacitance is 17170 JlF. However, the maximum capacitance of the 
capacitor in the datasheet is 2000 JlF. Thus, eight of the 2000 JlF capacitors are parallel 
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connected as the 17170-/lF capacitor. The current through a 2000 /IF capacitor is Ys of 
the current from Table 4.7. 
Table 4.7: Rms current of dc-link capacitor for hysteresis current control operation 
Control method speed (rpm) Ic,rms (A) 
100 18.71 
500 25.32 
1000 30.83 
2000 37.86 
3000 42.36 
4000 44.27 
HCC 
5000 42.26 
6000 35.65 
7000 31.81 
8000 29.90 
9000 28.52 
10000 26.38 
With the 0.5 mn equivalent series resistance and the 1.4°C/W thermal resistance, the 
capacitor temperature is 40.02°C when the ambient temperature is 40°C. This is far 
from the hotspot temperature, 70°C. So, the 17170 /IF capacitor can be used in the filter 
without shorten the capacitor life. 
4.6 Conclusion 
The second order input filter design for the switched reluctance machine has been 
described. Two filter designs are considered in this chapter. One is designed for 
DLCIC at 100 - 3000 rpm, and HCC above 3000 rpm. The other is designed for the 
HCC only. The stability and the power quality standards from [4.15-4.16] are used in 
the filter design. Further, the design inspection is performed. The capacitor voltage and 
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the input current from DLCIC during 100 - 3000 rpm are simulated with the designed 
filter and the spectra are found to satisfy the required standards. The thermal stress in 
the dc-link capacitor is also examined. It has also been shown that the filter, which is 
designed for the combined control is approximately 18 times lighter than the designed 
filter for HCC. 
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Chapter 5 
Experimental Results 
5.1 Introduction 
In the previous chapters, the DC-link current integration control (DLCIC) has been 
proposed and described. The simulation studies have been carry out to compare it with 
other techniques, and its operation speed range has been determined. In this chapter, 
DLCIC is applied and implemented in experiments to validate that it is able to operate 
in a practical system and can reduce the dc-link capacitor voltage ripple when 
comparing with the hysteresis current control (RCC). 
An overview of the hardware components employed in the experimental drive system is 
introduced. An existing 13.5 kW (at 36000 rpm), 3 phase prototype SR machine and 
converter are used as a means for the experimental validation. A 15 kW (at 42000 rpm) 
dynamometer is coupled as a load. A dSP ACE platform is used to realise speed loop 
control with the proposed DLCIC technique. The hardware limitations such as the dc-
link current measurement and position measurement, which affects the control circuit 
designs, are also described. Then, the principles of the control circuits for both HCC 
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and DLCIC are explained. The experimental results from HCC and DLCIC are 
compared and analysed. 
5.2 SR Drive System (Hardware) 
Figure 5.1 illustrates the schematic diagram of hardware platform for the experiment. 
The SR hardware consists of 4 parts. 
1. SR machine, dynamo and position sensors 
2. Converter 
3. Current control 
4. Speed control 
They will briefly described in the subsequent sections. 
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Figure 5.1: Schematic diagram of experimental hardware 
5.2.1 SR machine, Dynamometer and Position Sensor 
, 
, 
Position 
sensor 
In the experiment, the SR machine is coupled to a dynamometer, which is operated as a 
machine load. The position sensors are fixed around the rotor shaft on the frame of the 
SR machine stator. 
The SR motor is a 13.5 kW, 3 phase switched reluctance machine. It has 12 stator poles 
and 8 rotor poles. The stroke angle is 15
0 
mechanical degrees. Although the maximum 
speed of the SR motor is 37,000 rpm, it is not operated higher than 3000 rpm in the 
experiments due to the operation speed range, which is defined in Chapter3. Figure 5,2 
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shows the SR motor and the dynamometer coupled together. The dynamometer is a 
15kW, 3 phase induction machine with 4 Nm maximum torque. Although the rated 
torque of the SR motor is 20 Nm, as a result of the limited dynamometer torque, the 
maximum load torque in the experiment is 4 Nm. 
Dynamometer 
SR motor 
Figure 5.2: SR motor coupled to dynamometer 
The rotor position sensors are composed of 3 opto-schmitt sensors which are attached to 
the motor frame opposite to the rotor output shaft, as shown in Figure 5.3(a) and each 
opto-schmitt sensor is displace 120°, as shown in Figure 5.3(b). 
position 
sensors 
(a) 
Figure 5.3: Opto-schimtt position sensor 
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opto-schmitt 
sensors 
(b) 
The opto-schmitt sensors operate together with a claw-pole ring which is shown in 
Figure 5.4. It has 8 equally spared teeth and slots. The width of each teeth is 22.5°. 
~ ~oo I ~ 
5.00 
Figure 5.4: Position sensor encoder 
The claw-pole ring is fixed on the rotor concentrically. When the rotor rotates, the teeth 
of the ring also rotates and moves through the optical path of the opto-schmitt sensors. 
Consequently the opto-schmitt sensors generate digital square waves with 50% duty 
cycle whose the electrical period equals to that of the SR machine, 45° mechanical 
degrees. 
The digital position signals from those opto-schmitt sensors are illustrated in Figure 5.5. 
o 
The rising edge of phase 1 (PhI) is at the position of 3 mechanical degrees with respect 
to the unaligned position, and the width of the pulse is 22.5°. The position signals of 
° ° . phase2 (Ph2) and phase3 (Ph3) are shifted by 15 and 30 mechanIcal degrees, 
respectively. 
From the position signals, the dwell signals (DPh) are established, as shown in Figure 
° 5 .5(b). The turn-on angle of the dwell signal for phase 1 is at 3 or at the rising edge of 
phasel signal. It is kept on over the dwell angle, 15°, and turned off at the rising edge of 
the next phase position signal. Since the dwell signals are generated from the position 
signals, the turn-on and turn-off angles in the experiment are fixed. 
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Figure 5.5: Position signals (a) and dwell signals (b) 
5.2.2 Converter 
From Figure 5.1, the converter block receives switching signals from the current control 
block and controls the current of the phase winding in the SR machine. In the 
experiment, the converter block is comprised of a fibre optic transmission and receiving 
circuit, a H-bridge converter and a dc supply, as shown in Figure 5.6. The dc supply, 
Regatron, connected to the converter is capable of I6-kW at 270 V with a maximwn 
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current of 50 A. The digital switching signals from the current control boards are fed to 
the fibre optic circuit. Then, the circuit converts the switching signals to the optical 
signals, and transmits them to the H-bridge converter. 
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Figure 5.6: Fibre optic, H-bridge converter and de supply diagram 
The H-bridge converter in Figure 5.6 consists of 6 standard half bridge IGBT modules. 
Each module has 2 switches and 2 diodes. Only one active switch and one diode in 
each module are used to form an asymmetric H-bridge which drives one phase of the 
SR machine. Skyper, is the gate drive for the IGBT modules. The switching signals are 
transmitted to Skypers via the optic fibre and controlled tum-on and tum-off of the 
IGBTs. 
The phase current transducers and the dc-link capacitors are also accommodated in the 
H-bridge converter box, as shown in Figure 5.7. In Figure 5.7(a), the current 
transducers are mounted to measure the phase current through the power cables from 
the IGBT modules. The dc-link capacitor bank in Figure 5.7 (b) is an existing 
hardware. It is made up of fixed 8x40llF (320IlF) metal film-foil capacitors and 
installed next to the IGBT switches via two planar bus bars . This bus bar design makes 
it difficult to insert a dc-link current sensor. Instead, the dc-link current is reconstructed 
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from the measured phase currents. The dc-link current reconstruction circuit will be 
explained in the current control section. 
IGBT current transducer IGBT 
Planar 
capacitor 
(a) (b) 
Figure 5.7: Current transducer ( a) and dc-link capacitor (b) 
5.2.3 Current Control 
The current control block consists of 3 circuit boards. Since in the experiments, both of 
the HCC and DLCIC are implemented for the purpose of comparison, two control 
circuit boards are constructed for the two current control techniques, HCC and DLCIC. 
The other circuit board is built for the dc-link current reconstruction. The dc-link 
currents from both HCC and DLCIC are recorded, analysed and compared. The dc-link 
current is obtained from measured phase currents and switching signals, according to 
(5.1). 
where 
Ide = I (-Iphn . Sl ,n . S 2,n )+ (I phn ,S I,n ,S 2,n ) 
n=I ,2,3 
Ide is the calculated dc-link current. 
Ip hn is the measured phase n current. 
S/ ,n is the logic state (1 ,0) of the upper switch in the phase n converter circuit. 
S2 n is the logic state (1,0) of the lower switch in the phase n converter circuit. 
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(5.1 ) 
Figure 5.8 shows the circuit block diagram of the dc-link reconstruction according to 
(5.1). 
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---.. Inverting .. 
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Figure 5.8: Circuit block diagram of dc-link current reconstruction 
The phase currents and the switching signals are used to reconstruct the dc-link current. 
A phase current, which is always positive, is passed through a non-inverting and 
inverting circuits to obtain its positive and negative values. Next, the positive and 
negative phase currents are selected by a multiplexer (MUX) according to the switching 
logics of the phase converter. After that, contributions of each phase dc-link current are 
summed to provide the dc-link current of the SR drive. 
For the current control board of BCC and DLCIC, they will be described in detail with 
speed controls in Section 5.3. 
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5.2.4 Speed Control 
A real time control dSP ACE system is used for the speed control loop for HCC and 
DLCIC. dSP ACE consists of both hardware and software for the signals processing. 
Figure 5.9 shows the functional block diagram of the dSPACE system for the speed 
loop control. The hardware parts are DS5001, DS4002 and DS21 0 1 which are 
Peripheral Component Interconnect (PCI) cards and are installed in a dSP ACE case as , 
shown in Figure 5.10. 
Simulink& C 
code for 
PI speed control 
dSPACE 
DS 2101 
PWM 
Position 
signal 
Figure 5.9: Functional block diagram of dSPACE platform 
DS4002 is a timing and digital input - output (I/O) board which is equiped with an 8-
channel BNC terminators. A position signal is fed through one of these channels to 
calculate the machine speed. DS4002 also generates the PWM signal for DLCIC. 
DS2101 is a digital to analog (D/A) conversion board which is connected with a 5-
channel BNC terminal board. It generates analog signals for the phase current demand 
for HCC and the dc current demand for DLCIC. DS 5001 is the processor board that 
communicates wiht the PC via control desk user interface. The optic signal is used to 
connect DS 5001 card in the dSP ACE case and the PC. 
In the software parts for dSP ACE, there are 2 programs involving. One is Matlab 
Simulink. The control programs are generated and recorded in Matlab via C code and 
Simulink. For examples, the speed calculation is programmed in C code, and the speed 
loop PI control is programmed in Simulink. Then, the programs are converted into a 
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real-time control mode. The other program is ControlDesk. The variables from the 
programs are observed and changed by ControlDesk program during the machine 
operation. 
terminal 
of 
DS4002 
dSPACE 
case __ ~ 
terminal 
of 
DS2101 
Figure 5.10: dSPACE and terminal board ofDS4002 and DS2101 
5.3 Current Control Schemes 
Since the speed control and current control of HCC and DLCIC are different, the 
hardware of the current control board and the software of the speed control of both 
controls are separate. 
5.3.1 Hysteresis Current Control (HCC) 
Figure 5.11 shows the schematic diagram of HCC. For the speed loop control ill 
dSP ACE, one of the position signals is submitted to dSP ACE via DS4002 which is used 
to calculate the machine speed. Then, the machine speed is fed to the PI control block 
in Simulink for the speed feedback. The PI block produces the demand torque to a look 
up table. The lookup table yields the phase current demand which is connected to 
analog signals by DS21 0 1 as the input to the current control board. 
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The phase currents of the HCC are controlled to swing within the hysteresis band in the 
soft chopping current control mode. Figure 5.12 shows the switch characteristic of soft 
chopping mode in the experiment. At the beginning, both the upper switch (S/,n) and 
the lower switch (S2,n) of a phase converter circuit are turned on. Then, the phase 
current flows into the machine winding, as shown in Figure 5.12 (a). When the phase 
current rises and reaches the upper level of the hysteresis band, the upper switch is 
turned off while the lower switch is still turned on. The phase current circulates within 
the phase winding, as shown in Figure 5.12 (b). The phase current drops until the lower 
level of the hysteresis band. Then, the upper switch is turned on again, as in Figure 
5.12(a). The process is repeated until the rotor position is outside the dwell period with 
respect to the phase. Both upper switch (S],n) and lower switch (S2,n) are turned off after 
the dwell angle is reached and the de-flux current is discharged via two diodes, as 
shown in Figure 5.12 (c). 
I S2,n 
(a) (b) (c) 
Figure 5.12: Switch characteristic ofHCC 
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In the current control board, the switching signals for the upper switches and the lower 
switches are processed separately. The lower switching signals of the three phases are 
generated from the dwell signals, which are created from three-phase position signals, 
as described in Section 5.2.1. For the signals for the upper switches in Figure 5.11 the 
phase current demand from the dSP ACE is multiplied by the dwell signals to form the 
reference currents for each phase. Then, those reference currents are compared with the 
actual phase currents in the hysteresis circuits. The upper switching signals for the three 
phases are obtained from the outputs of the hysteresis comparators. 
The current control circuit board of the HCC is shown in Figure 5.13 . Six BNC 
terminals at the bottom of the board are the output terminals of the six switching 
signals. Three BNC terminals on the left side of the board are the position signal inputs. 
The input of the measured phase currents are also on the left side of the HCC board. 
The measured phase currents are converted to voltage signals. They are also available at 
the phase current output terminals on the top of the HCC board, for the purpose of 
display in an oscilloscope. 
measured 
phase current 
input 
position signal 
terminals 
Figure 5.13: HCC current control circuit board 
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The phase current demand input is in the middle of the board. From the circuit design, 
the phase current demand is varied from 0 to 10 V, which is equivalent to 0 to 100 A of 
the actual phase current. The hysteresis band is designed at ± 3.5 A or ±0.35V, which is 
one twentieth of the rated current. The input terminal next to the phase current demand 
terminal is for enabling and disabling the machine operation. This signal is controlled 
from ControlDesk program via DS21 0 1. The hysteresis circuit schematic is in Appendix 
B. 
5.3.2 Dc-link Current Integration Control (DLCIC) 
For dc-link current integration control (DLCIC), ideally the dc-link current should be 
directly measured and integrated over a switching PWM period, to determine the 
average of the dc-link current. Since the dc-link capacitors are connected to the 
converter with planar bus bars, it is difficult to insert a current transducer between the 
dc-link capacitor and the converter. Further, the use of an additional dc-link current 
transducer increases the cost. Instead, the dc-link current is obtained via a dc-link 
current reconstruction circuit. The resulting dc-link current average is processed to 
generate 6 switching signals, as shown in Figure 5.14. 
DCdmd Jf Signal PI Converter processor 
, 
OJ , 
DCavg Dc-link Position 
sensor 
Figure 5.14: Control diagram ofDLCIC 
Figure 5.15 shows the block diagram of DLCIC with a dc-link current reconstruction 
circuit in detail. The block diagram in Figure 5.15 is described in 4 modules: the 
dSP ACE, dc-link current control, upper switching signals, and lower switching signals. 
180 
The function of dSP ACE for the DLCIC is similar to that for the HCC. DS4002 
acquires the position signals, calculates the machine speed and generates the dc-link 
current demand. Furthermore, the dSP ACE also generates PWM signals for the DLCIC 
and a reset signal for the integrator circuit. 
The dc-link current control module is composed of the dc-link current reconstruction 
circuit, the integrator circuits, and the comparator circuits which are grouped in Figure 
5.16. The function of this module is to produce tum-on and tum-off signals for the 
upper switching signal module. 
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~ Upper Upper switching witching ~ 
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Pos ition signal dSPACE Tum-on Dc-link current control 
Figure 5.15: Module block diagram ofDLCIC 
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Figure 5.16: Dc-link current control module 
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The average dc-link current from the integrator is the average value of each switching 
period since the integrator is reset in every switching period by a PWM signal from 
dSPACE. Although turn-on signal and reset signal for the integrator in Figure 5.16 are 
ideally from the same source, they are not exactly the same in the experiment since the 
reset signal of the integrator in the experiment, ACF21 0 1, is the inverse of the tum-on 
signal. Furthermore, if the reset signal of the integrator and the tum-on signal were the 
same signals, turn-off signal would slightly overlap with tum-on signal. This will effect 
the accuracy of the average dc-link current. Thus, the reset signal of the integrator is 
designed to slightly lead tum-on signal, around 2.5 /lS, as shown in Fig 5.17, to ensure 
that the integrator is zeroed before the next PWM cycle. The switching signal period 
(T) is 100 /lS. 
Reset 
I .. T 
-I 
Tum-on ~2Fl I 
I .. T 
-I 
Figure 5.17: Tum-on and integrator reset signal 
The reconstructed dc-link current is integrated to form the average dc-link current 
(DCavg). Then, it is compared with the de current demand (DCdmd) and Turn-off signal 
is generated after the comparator. 
The tum-on and turn-off signals from the dc-link current control module are transferred 
to the upper switching signal module which generates the switching signals for the 
upper switches in the converter circuit. The circuit diagram of the upper switching 
signal module is in Figure 5.15. The upper switch in each phase of the converter circuit 
controls the phase current. The truth table of the upper switching signal (S],n) is shown 
in Table 5.1. 
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Table 5.1 Truth table of upper switching signal 
dwell Turn-on Turn-off S l,n(t) Sl,n(t+l) 
0 X X X 0 
1 J x 0 1 
1 x J 1 0 
During the dwell period, the lower switch is always turned on while the upper switch is 
turned on and turned off repeatedly to control the average dc-link current. Outside the 
dwell signal, the upper switch is always turned off while the lower switch is turned on 
and turned off to control the phase current. Hence, the upper switch of the converter is 
enabled to operate during when the dwell signal is high. 
Dwell Turn-on J Q 
signal 
Turn-off K 
Turn-on Turn } Upper switching on J Q signal signals 
Turn-off K 
Turn on J Q 
Turn-off 
--~------~------~ 
signal Turn-off K 
Figure 5.18: Upper Switching module 
Figure 5.18 shows the upper switching signal circuit. The J-K flip-flop is set to be a 
toggle flip-flop (T flip-flop). If the logical state of pin Q is low, the next logical state 
will be high and vice versa after the clock signal. Pin Q of J-K flip-flop is connected to 
the selecting pin (pin s) of the multiplexers (MUX). If the logical state of pin S is low, 
the signal from pin A is selected to be the output of the MUX. The signal at pin A is 
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combined with the dwell signal and the turn-on signal. If the dwell signal is high, the 
tum-on signal will be an output of the MUX and will be the clock signal for the J-K 
flip-flop. When the flip-flop is activated by the rising edge of the tum-on signal, the Q 
state will be changed from low to high. The upper switching signal is high and the 
signal at pin S is also high. If the signal of pin S is high, the output of the MUX is 
selected from pin B, which is tum-off signal. When the rising edge of the turn-off 
signal arrives, the state Q will be set to low. The upper switching signal is low. The 
next cycle of the upper switching signal begins. 
Without the dwell signal, the logical state of pin Q and pin S is low, the signal from pin 
A, which is selected to be the MUX output, is low due to the low state of the dwell 
signal. So, there is no rising edge for the clock of the flip-flop and there is no change in 
the upper switching signal. If the logical state of pin S is high without the dwell signal, 
the turn-off signal from pin B will be selected. Then, the upper switch is turned off 
until the next dwell signal. 
The function of the lower switching signal, as stated previously, is to control the de-
fluxing phase current during a phase commutation period synchronously with the rise of 
the incoming phase current. This is done to prevent the negative dc-link current. Thus, 
this control begins when the dwell signal becomes zero, the lower switch is still turned 
on while the upper switch of the outgoing phase is turned off. The outgoing phase 
current is freewheel until the incoming phase current is greater than the outgoing phase 
current. Subsequently, the outgoing phase current is discharged as the incoming phase 
current is charged. Thus, the lower switch of the outgoing phase is turned off when the 
upper switch of the incoming phase is turned on. These process can be summarised into 
7 steps, A-G. Table 5.2 describes an example for the lower switching signal of phase 1. 
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Table 5.2 Conditions and state variables of lower switching signal of phase 1 
Condition Description 
• When the logical state of the phase! dwell signal is true (dwell1 = 
A 1), the lower switch is turned on, i.e., S2,J = 1; 
• else, go to condition B. 
• dwe1l1 = 0. 
• If the phase current of phase 1 is higher than zero (lphl > 0), go to 
B condition C. 
• If the phase current is equal to or less than zero, the lower switch 
is turned off, i.e., S2,l = 0. 
• dwe1l1 = ° and Iphl > 0. 
• If the logical state of the dwell signal of phase2 (dweIl2) is true 
C (dwe1l2 = 1) , go to condition D; 
• else, go to condition F. 
• dwe1l1 = 0, Iphl > 0, and dwe1l2 = 1. 
• If the phase current of phase2 (lph,2) is higher than the sum of the 
D 
phasel current (lph,l) and phase3 current (lph,3) , i.e., Iph2 > Iphl + 
Iph3, the lower switch is turned off, i.e., S2,1 = 0; 
• else, go to condition E. 
• dwe1l1 = 0, Iphl > 0, dwe1l2 = 1, and Iph2 < Iphl + I ph3. 
• If the upper switching signal ofphase2 is turned on (S1,2 = 1), the 
E lower switch of phase 1 is turned off, i.e., S2,l = 0; 
• else, the lower switch of phase 1 is turned on, i.e., S2,l = 1, and the 
phase 1 current flows freewheeling. 
• dwe1l1 = 0, Iphl > 0, and dwe1l2 = 0. 
• If the dwell signal of phase3 is true (dwell3 = 1) , go to condition 
F G. 
• else, the lower switching signal is false (S2,1 = 0). This condition 
occurs when the amplitude of the demand current is zero. 
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Condition Description 
• dwe1l1 = 0, Iphl > 0, dwe1l2 > 0, and dwe1l3 = 1. 
• If the upper switching signal of phase3 is true (S1,3 = 1), the lower 
G 
switch of phase 1 is turned off, i.e., S2,J = O. The de-fluxing current 
of phase 1 is discharged to phase3 winding. 
• else, the lower switching signal is true (S2,1 = 1), and the phase1 
current flows freewheeling. 
From the state variables and the description in Table 5.2, the truth table of lower 
switching signal of phase 1 is obtained in Table 5.3. 
Table 5.3 Truth table of lower switching signal of phase 1 
A B C D E F G S2] 
1 x x x x x x 1 
0 0 x x x x x 0 
0 1 1 1 1 x x 0 
0 1 1 1 0 x x 1 
0 1 1 0 x x x 1 
0 1 0 x x 1 1 0 
0 1 0 x x 1 0 1 
0 1 0 x x 0 x 0 
where 'x' is don't care signal which can be true or false. The logic state equation of the 
lower switching signal is described as (5.2). 
S2,1 =A+B·[C·(E+D)+CFG] (5.2) 
Figure 5.19 shows the logic diagram of the lower switching signal of phase 1. Similar 
circuits can be derived for the lower switching signal of phase2 and phase 3, except the 
phase number. If the circuit in Figure 5.19 will be changed from phase 1 to phase2, the 
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phase number is shifted from phase 1 to phase2, phase2 to phase3 and phase3 to phase 1. 
For examples, the phase current ofphasel (Iph1) in Figure 5.18 is replaced by Iph2 . The 
lower switching circuit of phasel (S2,1) is replaced by that of phase2 (S2.2) . The dwell 
signal of phase2 (dweIl2) is replaced by that of phase3 (dweIl3) and the dwell signal of 
phase3 (dweIl3) is replaced by that of phasel (dweZlJ). The current control board of the 
DLCIC is shown in Figure 5.20 and the detail of DLCIC circuit schematic is in 
Appendix A. 
dwell 1 
dwell 2.------+--; 
dwell 3 ----1 
Figure 5.19: Logic circuit diagram of lower switching signal of phase 1 
Figure 5.20: DLCIC current control circuit board 
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5.4 Experimental Results 
Since the operation speed of DLCIC is 100 - 3000 rpm which is determined already in 
Chapter3, the experimental tests are designed to accomplish DLCIC and HCC at the 
speeds 100, 500, 1000, 2000, and 3000 rpm and at the maximum torque of the load 
machine, 4 Nm. The tum-on angle and tum-off angle are constant at 30 and 180 
respectively. 
Dwell signals (dwell), phase current (Iph), the dc-link currents (Ide), the capacitor voltage 
(Ve), the input current (lin) and the machine torque (T) are measured during the 
experiment. Figure 5.21 shows the supply circuit and the SR machine. It indicates 
where the measure signals are. The input resistor and the input inductor represent the 
parasitic resistance and inductance of the power cables. 
C 
Ide 
---. 
+ 
Converter 1----\ 
Figure 5.21: Places of the measured signals 
In the experiment, the SR machine is coupled with a dynamometer and the operation 
starts with the speed control from the SR machine with zero load torque. The operation 
starts from 0 rpm and reaches the demand speed under speed feedback control. Then, 
the load torque is gradually added up to the demand torque and the resultant signals are 
recorded. All of the measured signals are recorded by Yokokawa Digital Scope DL750 
with a sampling rate at 10 MHz. The dwell signal, the phase current and the dc-link 
current are brought from the control board to the scope. The dc-link capacitor voltage is 
read by a high bandwidth voltage differential probe, Tektronix P3210. The input 
current is observed by ACIDC current probe, Tektronix TCP A300. The machine torque 
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is measured by a torque transducer, Magtrol TMBS 306, of which the sensitivity is 
1VlNm. 
Figure 5.22 to Figure 5.26 represent the experimental results of both techniques, the 
BCC and the DLCIC, at 4Nm load torque, and 100, 500, 1000, 2000, and 3000 rpm, 
respectively. The phase currents of DLCIC during the dwell period are different from 
those of BCC. At the beginning of the dwell period, the phase currents of DLCIC are 
higher than those of BCC since the dc-link current and the outgoing phase current feed 
the active phase current. All of the outgoing phase current is fed to the incoming phase 
to prevent the negative dc-link current. 
For the capacitor voltages in all of these figures, the peak to peak values or the voltage 
ripple of the dc-link capacitor voltages from the BCC are higher than those from 
DLCIC at the same speed. For example, at 3000 rpm the voltage ripple of HCC is 20.7 
V and that of DLCIC at the same speed is 11.3V. The difference is about 50%. This is 
the results of the constant energy transfer during a switching period. Not only the 
voltage ripple of the dc-link capacitor is reduced, the ripple of the input current is also 
reduced. The input currents (lin) from DLCIC are much less fluctuated than that from 
the HCC. Table 5.4 presents the peak to peak details of the dc-link capacitor voltages 
and the peak-to-peak of the supply current at various speeds. 
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Figure 5.22: Experimental results at 100 rpm 
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Figure 5.23: Experimental results at 500 rpm 
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Figure 5.24: Experimental results at 1000 rpm 
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Figure 5.25: Experimental results at 2000 rpm 
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Figure 5.26: Experimental results at 3000 rpm 
Table 5.4 Peak to peak capacitor voltage and supply current of HCC and DLCIC 
speed Voltage ripple (V) Supply current ripple (A) 
(rpm) HCC DLCIC HCC DLCIC 
100 18.3 14.0 20.58 10.17 
500 23.0 1l.7 24.42 2.67 
1000 40.6 12.0 3l.1 3.58 
2000 40.7 1l.0 30.08 3.5 
3000 20.7 1l.3 22.08 5.17 
From Figure 5.25 , it can be seen that the capacitor voltage (Ve) is slightly inclined. If 
the time range of the graph is extended, as shown in Figure 5.27, it is seen that the 
capacitor voltage is fluctuated at a frequency lower than the commutation frequenc y. 
This fluctuation is likely caused by the interaction between the non-ideal power supply 
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and the speed loop control since the frequency of the voltage fluctuation is 40 Hz which 
is equal to the speed loop control bandwidth. Due to this fluctuation, the supply current 
spikes tripped the supply as the peak supply current was over the current protection 
level. The experimental results cannot be recorded. 
HCC 2000rpm 4Nm 
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<' 20 
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Figure 5.27: Fluctuation of capacitor voltage at 2000 rpm 
The supply voltage has to increase from 270V to 290V to improve stability [5 .1] and to 
reduce the peak-to-peak of the supply current. Since the motor operates with a constant 
torque and a constant speed which is similar to the constant power load, when the 
voltage is increased, the current is consequently decreased [5 .2 -5 .7]. The supply 
voltages in Figs. 5.24 and 5.26 are 290V. Although the capacitor voltage ripple is 
slightly reduced due to an increase of the supply voltage, the peak-to-peak voltage of 
DLCIC in Figure 5.25 is still much lower than that of the HCC at the same speed. 
The effect from input filter interaction with the speed loop also shows in the HCC 
results at 1000 rpm. It is seen that the capacitor voltage ripple and the input current 
ripple are high, but their magnitudes are not too large to be unable to trip the power 
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supply. The control bandwidth of the speed loop affects significantly the experimental 
results of HCC in the speed range of 1000 - 2000 rpm. However, it almost does not 
affect the experimental results of DLCIC. 
The problem of DLCIC occurs at the speed of 100 rpm. The phase current suddenly 
increases and this causes the power supply tripped. The experimental results of DLCIC 
at 100 rpm cannot be recorded due to the supply tripping. The rotor rotates in steps and 
the speed is not smooth. This causes the spikes in the phase current of DLCIC at 100 
rpm. Hence, to prevent the spikes, the machine speed has to be increased from 100 rpm 
to around 120 rpm to smooth the speed. Thus, the experimental results are recorded via 
the oscilloscope. However, this problem should be avoided if the dynamometer 
operates in speed control mode, and the SR drive under tests in torque control modes. 
Since many experimental results are affected by the speed loop problem, simulations of 
the experimental conditions are performed for the simulation model validation. The 
simulation conditions are chosen from the experiment at 3000 rpm which are least 
affected by the speed loop control problem. The simulations are performed by 
assuming that the machine rotates at a constant speed, 3000 rpm, without the speed 
ripple. Figure 5.28 shows the simulation block diagram. The inductance and resistance 
of the filter are estimated from the parasitic inductance and resistance and the internal 
inductance and resistance of the power supply. They are 100 ~H and 0.20 since the 
length of the supply cable is 25 m and meanders through the laboratory. The inductance 
is approximated as (5.2) [5.8]. 
L =Oo002{ In ~ -1+ ~] 
where 
d is the diameter of the cable. 
is the length of the cable. 
~ is permeability of the conductor which is around 1. 
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(5.2) 
Figure 5.29 and Figure 5.30 compares the experimental results and the simulation 
results from the BCC and DLCIC. 
Control ling method 
270V 
R =O.2 
L. 100uH 
.1 
c= 320uF T 
Figure 5.28: Simulation circuit for experimental results 
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Figure 5.29: Comparison of Experiment result and Simulation result of HCC 
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Figure 5.30: Comparison of Experiment result and Simulation result ofDLCIC 
The simulated and measured phase currents in Figure 5.29 and Figure 5.30 are very 
close, so are the dc-link currents. This validates the simulation model of the SR 
machine drive. Moreover, the simulated and measured capacitor voltages from both the 
HCC and DLCIC are comparable. It is seen that the capacitor voltages of DLCIC in 
Figure 5.30 are smooth while those of HCC in Figure 5.29 have significant ripples. 
This confirms that DLCIC can reduces the ripple of the dc-link capacitor voltage. 
Although the simulated and measured input current of DLCIC in Figure 5.30 are very 
similar, those of the HCC in Figure 5.29(a) and Figure 5.29(b) are quite different. This 
is likely caused by the fact that the power supply used in the experiment limits the 
fluctuation of the supply current. Hence, the measured input current from the HCC in 
Figure 2.29(a) is not exactly fluctuated at the commutation frequency. In Figure 5.30, 
the DLCIC naturally limits the ripple of the dc-link capacitor voltage. Consequently. 
the ripple of the input current reduces. Thus, the input current in Figure 5.30 (a) is 
similar to that in Figure 5.30(b). 
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It is noticed that most of the torques from the experimental results are fairly smooth 
which contrast with the simulation results. This is due to the low pass filter which is 
built-in the torque transducer. The cut-off frequency of that low pass filter is 40 Hz. 
Thus, most of the machine torques from the results are smooth. 
The voltage ripples of DLCIC from 100 rpm to 3000 rpm are clearly less than those 
from the HCC. The ripples from the supply currents of the DLCIC are also less than 
those of the HCC. In the next section, the de link current harmonics at these speed are 
analysed and compared. 
5.5 Harmonics of Dc-link Current 
The harmonics of the dc-link current effect the voltage ripple and the life time of the 
capacitor [5.9-5.11]. However, the capacitor voltages and the supply currents showing 
in the last section may be affected by the speed loop control. To avoid such an effect, in 
this section, the harmonics of the dc-link current at the commutation frequency of HCC 
and DLCIC at 4 Nm, 100, 500, 1000, 2000, and 3000 rpm are compared and analysed 
by FFT. This will provide evidence that DLCIC can filter the low frequency harmonics 
and prevent them to return to the de supply. 
Since the experimental results of the DLCIC at 100 rpm cannot be collected, the dc-link 
current which is converted to the frequency domain is obtained the operation at the 
speed 120 rpm. Figure 5.31 shows the spectrum of the dc-link current from the HCC at 
100 rpm and from the DLCIC at 120 rpm. It can be seen that the highest harmonic from 
the HCC in Figure 5.31(a) is 0.37 A at the commutation frequency, 40 Hz, while the 
highest harmonic from the DLCIC is 0.08 A at 48 Hz, which is the commutation 
frequency of 120 rpm. Although the machine speed of the DLCIC is slightly higher 
than that of the HCC, the harmonic at the commutation frequency from the DLCIC is 
much lower than that of the HCC. 
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Figure 5.31: Harmonics of dc-link current at 100 rpm 
Figure 5.32 to Figure 5.35 show the dc-link current harmonics from the HCC and 
DLCIC at the speeds of 500, 1000,2000, and 3000 rpm. In Figure 5.32, at 500 rpm the 
commutation frequency is 200 Hz. The highest harmonic of the HCC at the 
commutation frequency in Figure 5.31 (a) is much higher than the highest harmonic of 
the DLCIC in Figure 5.32 (b). It is clearly seen that the harmonics in the low frequency 
range from the DLCIC are much lower than those from HCC and this causes the low 
capacitor voltage ripple by the DLCIC. 
HCC 500rpm, 4Nm DLCIC 500rpm, 4Nm 
2.5 2.5 
2 2 
<1.5 ~15 
--...: ...: 
.5 .5 
U I U I Q Q 
0.5 0.5 
00 0 
.. I • 
200 400 600 800 0 200 400 600 800 1000 
frequency (Hz) frequency (Hz) 
(a) (b) 
Figure 5.32: Harmonics of dc-link current at 500 rpm 
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Figure 5.33: Harmonics of dc-link current at 1000 rpm 
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Figure 5.34: Harmonics of dc-link current at 2000 rpm 
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Figure 5.35: Harmonics of dc-link current at 3000 rpm 
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From Figure 5.33 to Figure 5.35, it is apparent that the harmonics in the low frequency 
range from the DLCIC are much lower than those from the HCC. Especially at the 
commutation frequency, the harmonics at the commutation frequency from the HCC are 
high due to the negative dc-link current while the harmonics from the DLCIC are low 
even at the commutation frequency. This confirms that the DLCIC generates the low 
ripples of capacitor voltage and the low ripples of the supply current. The current 
harmonics of the DLCIC flowing back to the supply grid are lower than those of the 
HCC as well. 
5.6 Conclusion 
In this chapter, the experiments and details are unveiled. The experimental components 
and instruments, the signal flows and the control circuits are described. The control 
techniques in the experiments are HCC and DLCIC. The experimental results from the 
same demand torque and the same machine speed for both techniques are compared. 
From the experimental results, the peak to peak values of the dc-link capacitor voltage 
and the supply current from DLCIC is lower than those from HCC. This shows that 
DLCIC can reduce the dc-link voltage ripple when compared with those from HCC. 
Moreover, since the dc-link voltage ripple might be effected from other factors such as a 
speed loop, the dc-link current is analysed by using FFT. The harmonics of the dc-link 
currents from the HCC and DLCIC are compared. The harmonics in a low frequency 
range ofDLCIC are much lower than those ofHCC. DLCIC can reduce the harmonics 
which are the cause of the voltage ripple in the dc-link capacitor. This demonstrates 
that the DLCIC can minimise the dc-link capacitance when comparing to HCC. 
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Chapter 6 
Conclusion and Future Work 
6.1 Conclusion 
This thesis introduces a control technique for the dc-link capacitance minimisation in 
switched reluctance (SR) machines. The structures of SR machines are simple without 
magnets. This leads to an inherent fault tolerant characteristic of this machine and 
allows its operation in harsh environments. Furthermore, the conventional converter of 
SR machines, H-bridge converters, also have the fault tolerance characteristic which is 
used as separated phase control [6.1]. This characteristic makes the SR machine drive 
attractive in safety critical applications such as air crafts and electric vehicles. However, 
the dc-link capacitor bank in the SR converter is large and heavy. This is a major 
concern in the applications where the space and weight are limited. 
The characteristic of the phase current commutation and the machine torque are 
investigated in Chapter 1. The cause of the large dc-link capacitor in the SR drive is also 
explained. The magnetic energy in the field winding is discharged when the dwell 
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period is over. If this energy is stored in the dc-link capacitor without control, 
sufficient capacitance is required to limit the dc-link voltage ripple below an acceptable 
level. The principle of the proposed control is to maintain a constant average dc-link 
current over the switching period. The discharged energy or the dc-fluxing current is 
transferred from the outgoing phase to the incoming phase without causing any negative 
dc-link current. The conduction state and the power circuits of SR machine are also 
investigated in Chapter 1. 
The principle of the proposed control, dc-link current integration control (DLCIC), and 
the simulation studies are detailed in Chapter 2. Moreover, the literatures, which are 
also suggested the control techniques to minimise the dc-link capacitance, are 
investigated and simulated. The simulation results from several techniques, such as 
Hysteresis Current Control (HCC) and Pulse width Modulation Current Control 
(PWMCC), are compared. The peak-to-peak voltage ripple of the dc-link capacitor 
from DLCIC is less than those from all other techniques and it is only 10% of that from 
HCC. Furthermore, the ripple of the input current from DLCIC is also much less than 
those from other techniques. The harmonics of the dc-link current from these 
techniques are compared in Chapter 2. The harmonics in the commutation frequency 
range, which are the main cause of the dc-link voltage fluctuation, of the DLCIC are 
less than those of other controls. It has been shown that if the harmonics at the 
commutation frequency and its integer multiplies are very low, the harmonics of the 
capacitor voltage will be low too. 
While the DLCIC can reduce the voltage ripple of the dc-link capacitor in SR drives, the 
optimal tum-on and turn-off angles of DLCIC are determined by the numerical analysis 
in Chapter 3. The characteristics of the optimal tum-on and tum-off angles of DLCIC 
from the numerical analysis are compared with the optimal characteristics of HCC. The 
average torques of HCC and DLCIC are close because the average dc-link currents of 
DLCIC are controlled to be equal to those of HCC. The torque per copper loss of 
DLCIC at the speed below 3000 rpm is higher than that of HCC. Thus, the operational 
speed range ofDLCIC is determined to be below 3000 rpm. 
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However, the torque ripples of DLCIC are much higher than those of HCC. At the 
beginning of the dwell period, the current from the outgoing phase is transferred to the 
incoming phase and the current from the dc link also flows to the incoming phase. 
Thus, the phase current of the incoming phase of DLCIC is higher than the phase 
current of HCC. At the end of the dwell period, the phase current of DLCIC is lower 
than that of HCC. The phase current decreases quickly during the soft switch tum-off 
period due to the high back EMF voltage. 
Moreover, the analytical optimal tum-on and turn-off angles of DLCIC are established 
in Chapter3. The equation of the optimal tum-off angle is analysed from the 
characteristic of the flux linkage. Since the phase current of DLCIC is gradually 
discharged after the turn-off angle, the flux linkage also decreases gradually which 
mirrors the flux linkage of Pulse Width Modulation Voltage Control (PWMVC) before 
the tum-off angle. Hence, the optimal tum-off angle concept of PWMVC in [6.2] is 
adapted and applied to find the optimal tum-off angle ofDLCIC. The analytical tum-on 
angle of DLCIC is estimated from the trend of the tum-on angle of DLCIC and HCC 
since the variation of the tum-on angle of DLCIC is virtually similar to that of HCC. 
The analytical optimal tum-on and tum-off angles are compared with those obtained 
numerically. It has been shown that while differences exist between the two, they do 
not cause noticeable differences in the SR drive performance. 
Since the operational speed range of DLCIC is determined to be below 3000 rpm, HCC 
will be used to operate above 3000 rpm, if the SR machine operates in a wide speed 
range. The Total Harmonic Distortion (THD) graph of the dc-link current from HCC 
has been shown in Chapter 4. The lower the machine speed is, the higher the THD. 
Thus, the capacitance of the SR drive which combines both DLCIC and HCC is sized at 
3000 rpm for HCC operation. Furthermore, the dc-link capacitance for only HCC 
operation has also been sized for the purpose of comparison and the design scenario of 
this case is HCC at 100 rpm. 
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Since the dc-link capacitor is generally a part of the low pass filter, not only the dc-link 
capacitance is designed, the input resistance and the input inductance have also been 
designed in Chapter 4. The weight of all input filter components from DLCIC and HCC 
are compared. 
The stability of the system and the power quality in terms of the capacitor voltage and 
the supply current are considered in the filter design. The variation of the dc-link 
capacitance and the input inductance from the stability equation of the system are 
plotted with difference values of input resistances. The power quality lines which 
satisfy the military standard [6.3-6.4] in term of the harmonics of the dc-link capacitor 
voltage and the supply current, are also plotted against the capacitance and inductance 
with variation of the resistance. The capacitance and the inductance at the intersection 
of the stability line and the power quality line at each input resistance are used to 
calculate the filter weights with the consideration of heat dissipation. Then, the weights 
of each filter satisfying the stability and power quality are compared and the lightest 
weight has been selected. It has been shown that the input filter weight of HCC is 18 
times heavier than that of DLCIC. This confirms that DLCIC can minimise the dc-link 
capacitance and the weight of the whole input filter. 
The experimental results in Chapter 5 have validated that DLCIC can be implemented 
in practical system. The detail of the motor, drive, other equipment and the schematic 
diagrams are also presented. There are some limitations presented in the experiment. 
For example, the dc-link current cannot be directly measured since the planar bus bars 
are directly connected to the dc-link capacitor. The dc-link current is re-constructed by 
the switching signals and the phase currents. The rated load torque cannot be performed 
in the experiment since the maximum torque of the dynamometer is at 4 Nm. 
Although there are some disturbances from the speed loop, the experimental results still 
show that the voltage ripple across the dc-link capacitor from DLCIC is much less than 
that from HCC. To validate the theoretical analysis and simulation modeL the 
experiment and simulated results at 3000 rpm are compared. For DLCIC, the 
206 
experimental and simulation results are similar in most quantities such as the phase 
current. However, the capacitor voltage and the supply current are different. For HCC, 
most of the experimental results are similar to the simulation results except the supply 
current. This is because the power supply is not an ideal power supply as used in the 
simulation. It does not allow large current fluctuation. In Chapter 5, the harmonics of 
the dc-link current at the commutation frequency from HCC and DLCIC are compared. 
It is shown that the harmonics from DLCIC are far less than those from HCC. 
6.2 Future Work 
In this thesis, the control method of a switched reluctance machine has been proposed to 
minimise the dc-link capacitance in the drive. The principle of the control, the 
comparison of the simulation results, the optimal tum-on and tum-off angle and the 
experimental results are presented. However, the load torque in the experiment is 
limited at 4 Nm. Experiments at the rated torque should be performed in the future to 
confirm the simulation results at 20 Nm since the operational speed range of DLCIC is 
determined on base the operation at rated torque. To eliminate the influence of speed 
fluctuation on the results, experiments should also be performed by setting the 
dynamometer at a constant speed and operating the SR drive under the torque control 
mode 
The operational speed range of DLCIC for the SR machine is determined by the 
numerical analysis at the rated torque. The torque per unit copper loss at the machine 
speed of 3000 rpm or below from DLCIC is higher than that from HCC. Thus, the 
determined operational speed range is below 3000 rpm while the base speed is 10000 
rpm. This coincides with the low speed range of SR machine being defined a one-third 
of the base speed [6.5]. The same process can be applied to other SR motors to find out 
the operational speed range of DLCIC. Thus, if the studies of the DLCIC operational 
speed range of other SR drives show that it coincides with the low speed range of the 
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motors, a general guideline can be established to determine a suitable operation range of 
the proposed DLCIC. 
Another interesting topic for further study is the vibration and acoustic noise of SR 
machine from DLCIC. It is stated in [6.6] that the ripple of the dc-link voltage affects 
the radial force, which is the main cause of vibration and acoustic noise in SR machines 
[6.7]. The radial force is small when the rotor position is far from the aligned position 
and increases when the rotor position is near to the aligned position [6.8]. Furthermore, 
the radial force is high when the phase current is high. The phase current of DLCIC is 
high at the beginning of the dwell angle and then is reduced at the end of the dwell 
period when close to the alignment. This means that the phase current is lower when 
the stator and rotor tooth are aligned. Hence, the radial force from DLCIC is probably 
less than that from the conventional method. The further study of this topic is 
interesting. 
6.3 Novel Contributions 
The following are believed to be the original contributions of this research: 
A novel control technique to minimisation of the dc-link capacitance in an SR 
drives (DLCIC) has been proposed, analysed and validated. 
Unipolar Hysteresis Control (UHC) technique for the dc-link voltage ripple 
reduction has also been developed and analysed. The simulation results ofUHC 
are presented and compared with those obtained from the Hysteresis Current 
Control (HCC) and DLCIC. Although the voltage ripple of UHC is higher than 
that of DLCIC, it is reduced to 60% of HCC. 
The influence of dc power supply circuit on the dc-link voltage ripple has been 
analysed. It has been shown that the inductance in the supply circuit affects both 
dc-link voltage and current ripples, and drive system stability. 
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The numerical optimal tum-on and tum-off angles of DLCIC have been 
analysed and compared with the results from the optimal HCC. 
The analytical optimal tum-on and tum-off angle estimation has been proposed, 
and validated through the simulation comparison. 
The filter design for DLCIC has been proposed. It has been shown that the filter 
which is designed for the combined control, DLCIC and HCC, is approximately 
18 times lighter than the designed filter for HCC. 
DLCIC has been validated with dSPACE system and a good correlation between 
the experimental results and the simulation results has been found. 
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DC-Link Current Integration Control Circuits 
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Hysteresis Current Control Circuits 
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DC-Link Current Integration Control Programs 
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e.l Initial m-file 
% ========= INITIALISING VALUES FOR DCInt SRM speed loop Lab ====================== 
clear 
turns-per-phase 76; 
NR = 8; 
NS = 12; 
3 ; 
= 360/NR; 
% number 
% number 
% number 
% number 
% repeat 
of turns per phase 
of rotor po l es 
of stator poles 
of phases 
angle for lookup table = 
NPH = 
CYCLE 
TURNS = turns-per-phase/(NS/NPH); 
0.17; 
% number of turns for linkage fl ux 
Rph 
J 0 . 004; 
% 
% 
phase 
shaft 
resistance 
inertia (RB2 00 9 HP spoo l ) 
B = 0.0015; % assuming a damping c oeffic ient 
VDC 270; 
speed_ref = 100; 
pwm_freq =10e3; 
Tl 0; 
Ts 0.1; 
zeta = 1.2; 
% torque load (Nm) 
% settling time 
% damping rati o 
Bl Tl / (speed_ref*(2*pi / 60)); 
Kp 
Ki 
(8*J / TS) - (B + Bl) ; 
(4 / (Ts*zeta))A 2 * J; 
load ( 'suave flux.txt' ) 
loa'd ( ' suave torque . txt' ) 
load ( 'suave dcl i nk.txt' ) 
% Input DC Voltage 
% speed of the machine i n rpm 
% Kp in PI control 
% Ki in PI control 
% =============== ===== FLUX ========================== 
% Calculating flux table (fff ) 
% theta (deg) (theta_spline ) - column, mmf(Ni ) (mmf_ spline ) - r ow 
q = 100; % Precision 
[m , n] = size(suave f l ux); 
mmf (2 :n) = [suave_flux (1, 2 : n)] , ; 
mmf(l) = 0; 
mmf_spline = [0:max(mmf) / (q-1) :max(mmf)]' ; 
theta = [suave flux (2 :m, 1)] , ; 
theta_spline =-[0:max(theta) / (q-1 ) :max (theta ) ]'; 
% extract target flux 
f( : ,2:n) = suave_flux(2:m,2:n); 
f ( :,l) = zeros(m-1,1); 
f or k = 1 : length (theta) 
ff (: ,k) = interp1 (mmf, f (k, : ) ,mmf_spline, ' cubi c ' ) ; 
end 
fff interp2 (theta , mmf_spline , ff , theta_spline ' , mmf_spline , ' cubi c ' ) ; 
fl i ( 0 : max (max ( f ) ) / (q - 1 ) : max (max ( f ) ) ) , ; 
f o r k = l:q 
I _ fn-psi_theta ( : , k ) 
e nd 
f or x = l:length (fli ) 
f o r j = l : length (fli ) 
interp1 (fff ( : , k ) ,mm f _sp l ine ' , fli ) ; 
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4 5 deg 
= 1 9 
= 0 . 2 
if isnan ( I_fnysi_the ta (x, j ) ) 1 
I _ fnysi_theta(x, j ) = 1 ; 
end 
end 
end 
for x = l : length (fli ) 
for j = l : length (fli ) 
i f I _ fnysi_theta (x ,j ) 
I_fnysi_theta (x, j ) 
2 ,j )) +I_fnysi_theta (x-1,j ) ; 
end 
1 
( I_fnysi_thet a (x -1 ,j ) - I_fny si_theta (x -
end 
end 
% ============ = ========= = ==== TORQUE =========================== ==== 
% Calculat ing torque table (ttt) 
% theta (deg) (theta_spline ) - column, mmf (Ni ) (mmf_spline ) - r ow 
[m,n] = size (suav e_torque ) ; 
t ( : , 2 :n) = suav e_torque (2: m, 2: n ) ; 
for k = l : length (theta ) 
tt (: ,k) = interp1 (mmf,t (k ,:) ,mmf_spline , 'cubic' ); 
end 
ttt = interp2 (theta , mmf_spline , tt , theta_spline ' , mm f _ s pline, ' cubic ' ); 
% Using f or calculating the referece current (Iref ) ( fr om mm f ) from the rough torque (tor) 
tor = [0 3. 5 8 .7 9 14.5 1 9 25 3 0.2 5 3 5 . 5 46. 5 8 55 74.25 85.7 93 99 1 05 ) ' ; 
% ========================= == INDUCTANCE TABLE ============================== == == 
% Calculating inductance table ( induct 2) 
% theta (deg) (the t a spline ) - column , curren t ( I _ spl ine) - row 
for k = 2: q 
induct1 (k,: ) = TURNS*fff (k , :) / I_spline (k ) ; 
end 
induct2 = induct1( 2: q, :); 
% === ========= ======== DClink demand ===== =========== ==== 
Id (2: 5 ) = [ 3 1 , 4 3, 54 , 70 ] Ii 
r pm ( 1 : 7 ) = [ 1 0 0 5 0 0 1 0 0 0 2 0 0 0 
Id ( l ) = 0; 
DC1 (1 , 1 :7) = zero s (1 , 7) ; 
DC1 (2, :) = [1 .0 146 1 6 1 . 9209 91 7 
1 0 . 30 5 63 1) ; 
DC1 (3, : ) = [1. 920287 5 3 .5 4709 5 9 
18.968 18 7 ) ; 
DCl (4, : ) = [2.9626 571 5 .27 1 010 5 
28 . 299222 ) ; 
DC 1 (5 , : ) = [4 . 8 1 82 8.0694 1 2 . 1 0 5 9 
I d_ s plin e = [0 : 1 : 1 00 ) , ; 
for k = l : length (rpm ) 
3 000 4000 5 00 0 ) ; 
3 . 0378897 5 . 155 95 2 1 
5 . 5 44 5 727 9 . 3832 06 
8. 1 226982 13 . 672 00 6 
20 . 033 1 27 . 6837 34.93 
DC2 (: , k ) = inter p1 (Id , DC1 (:, k ) , I d_ spline , ' cubic ' ) ; 
end 
Idc dema n d DC2; 
rpm_ spline rpm; 
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7 . 0942 5 49 
12.9 76679 
18 . 964966 
4 1 .6515) ; 
o 
8. 987 06 74 
16 . 1 76 74 3 
23 . 892 2 37 
C.2 Simulink program 
I RTlDa!a '~ 
Data Store 
Memory 
2pU60 
rpm_rad/s 
01 
Look-Up 
Table for 
Uef 
I s_ld II s_stop I 
Data Store Data Store 
Memory3 Memory4 
01 
Display 
~s_tumon_dutY I 
turnon_duty % Data Store 
Write3 
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Data Store 
Write 
E}---.j s_turnon_freq I 
tumon_freq Data Store 
Write2 
I 0 1·8> ·Is_stop I 
Stop Gain Data Store 
Write4 
C.3 Real Time Model C-file 
/************************************************* * * ** *** * * **** *** *** * ********* 
Include file DC I nt_ speed_usr.c: 
Definition of functions for user-defined initialization , 
system I /O, and background process code. 
RTI1005 4.6 (05 -Dec - 2003) 
Thu Feb 17 11 :12:09 2011 
Copyright (c) 1997 - 2003 dSPACE GmbH, GERMANY 
*********************************************************** * *** ** * ** * ******** / 
/* ======== ============== == ================ ==== ============================= * / 
/ * Define file version macro. Nev er change this value . ============= * / 
/ * ======== ================================================================= * / 
lieJ [j 11' USER CODE FILE VERSION 5 
/* ============ ============================================================= * / 
/* Insert #include directives for header files here. * / 
riill(lucJ' "c: \ DSPACE \ DS1005 \ RTLib \ brtenv. h" 
It wI wJe "c: \ DSPACE \ DS1005 \ RTLib \ ds4 002 . hIT 
#. inc lwle "c: \ DSPACE \ DS1005 \ RTLib \ phsint . hIT 
III nc 1 ud,- "c: \ DSPACE \ DS10 05 \ RTLib \ ds2101 . h" 
#li defined ( INLINE) 
If dcfine 
ltelf3e 
#. dc·fine 
#endlf 
INLINE stat i c inline 
INLINE static 
dsfloat read_freq = 400, read_duty 
dsfloat t_freq[5] , t_duty[5] 
long edge [12] , time[12] 
long i, count, j; 
dsfloat turnon_freq = 1 0000.0 ; 
dsfloat reset = 0.95; 
dsfloat turnon = 0.05; 
dsfloat delay = 2. 5e-6; 
long state11, state12; 
long state41, state42, state43; 
dsfloat dcdemand = -0.2; 
dsfloat Id = 0 . 2; 
dsfloat stop = 0 . 5; 
stat i c vo id usr initialize (void ) 
0 . 5 , ped , freq , duty; 
ds4002 init(DS4002_1_BASE ); / * initialize DS4002 board * / 
ds4002 read_init(DS4002_1_BASE , 3 , DS40 02_BOTH ,0); 
dS400 2_output_init() ; 
dS4002 _define_entry () ; 
/ * prepare program variables * / 
/ * entry point = program start * / 
/ * ch1: main clock genergator , reset signal , t rigger s t o c h4 * / 
state11 = dS4002_define_state 
(DS4002_DELAY((1-reset) / turnon_freq), / * after delay 0.05 / freq * 1 
DS40 02_HIGH , / * set output HIGH * 
0, 
DS400 2 CONTINUE , 
0) ; 
state12 ds 4002 define state 
/ * do not trigger or interrupt * 
/ * continue wlth next state * 
/ * no loop counter or Jump value * 
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(DS4002_DELAY(reset / turnon_freq ) , 
DS4002_LOW, 
DS4002_MASK(4) + DS4002 INTERRUPT, 
/ * after d elay dut y freq * 
/ * set output LOW * 
/ * trigger channels 4 , generate h ost inte r r up t */ 
DS4002_GOTO, / * goto entry point ( = first sta t e ) * / 
0); / * no loop counter or jump valu e * / 
ds4002 load states DS4002_1_BASE, 1); 
/ * download program for channell * / 
/ * ch4 Turn - on signal output */ 
ds4002_output_init() ; 
ds4002_define_entry() ; 
/ * prepare program variables * / 
/ * entry point = program start * / 
state41 = ds4002 define state 
(DS4002_WAIT, 
DS4002_LOW, 
0, 
DS4002_CONTINUE, 
0) ; 
/ * wait for trigger e v ent * / 
/ * after trigger event set output LOW * / 
/ * do not trigger or interrupt * / 
/* continue with next state */ 
/ * no loop counter or jump value * / 
state42 = ds4002 define state 
- -(DS4002_DELAY(delay) , 
DS4002 HIGH, 
0, 
DS4002_CONTINUE, 
0) ; 
/ * after the delay period * / 
/ * set output HIGH * / 
/ * do not trigger or interupt * / 
/ * continue with next state * / 
/ * no loop counter or jump value */ 
state43 = ds4002 define state 
- -(DS4002_DELAY(turnon/turnon_freq) , / * after turnon duty period * / 
DS4002_LOW, / * set output LOW */ 
0, / * do not trigger or interupt * / 
DS4002_GOTO, / * go to entry point (=fi rst state ) * / 
0) ; / * no loop counter or jump value * / 
ds4002 load states (DS4002_1_BASE, 4); / * download program to ch4 * / 
dS4002 start channels (DS4002_1_BASE, DS4002_MASK( 1 )+DS4002_MASK(4)); 
ds2101_init(DS2101_1_BASE); / * initialize DS2101 board * / 
ds2101_set_range(DS2101_1_BASE,1,DS2101_RNG10) ; 
ds2101_set_range(DS2101_1_BASE,3,DS2101_RNG10U) ; 
ds2101_set_range(DS2101_1_BASE,4,DS2101_RNG10U) ; 
} 
INLINE v oid usr_sample_input( v oid) 
{ INLINE v oid usr_input (v oid) 
j = 0; 
count = 1 2; 
ds4002 read overlapped(DS4002_1_BASE,3,&count,edge,time ); 
f o r (i=O; i < (count-2); i++) 
{ 
if (edge[iJ) / * true = ris i ng , false = falling edge * / 
{ 
ped = DS4002_TIME2FLOAT(time[iJ - time [i+ 2J ); 
freq = 1 / (ped ) ; 
t freq[jJ = freq ; 
d~ty = DS4002_TIME2FLOAT (time[i+1J - time [i+2J ) / ped ; 
t_duty[jJ = duty; 
j++; 
} 
read_freq = ( t freq[lJ+t freq[ 2J+t_freq [3J+t_freq[4J+t_freq [OJ ) / 5 ; 
read_duty = (t=duty [lJ+t=duty [2J+t_duty [3J+t_duty[4J +t_duty[OJ ) / 5 ; 
s _ speed_freq = read_freq ; 
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{ INLINE void usr_output (vo i d ) 
turnon_freq = s_turnon_freq; 
turnon = s_turnon_duty; 
/* update c h1_ re s et s i gnal */ 
ds4002_update_state(DS4002_1_BASE, 1, state11, 
DS4002_DELAY ((l-reset) / turnon_freq), 
reset )/ t u rnon_ f r e q */ 
DS4002_HIGH, 
not e : 
/ * after delay (1-
/ * set output HIGH * / 
/* p leas e 
update of 
DS4002_CONTINUE, 
tr i gger or interrupt data is not possible ! * / 
/ * continue wi th next state * / 
0) ; /* no loop counte r o r jump value * / 
dS4002_update_state(DS4002_1_BASE, 1, 
DS4002_DELAY(reset / turnon_freq) , 
state12, 
/ * after reset / turnon_freq * / 
/* set output LOW * / DS4002_LOW, 
DS4002_GOTO, 
0) ; 
/* goto entry point (= first state ) * / 
/ * no loop counter or jump value * / 
DS4002 EXEC CMD(DS4002_1_BASE, DS4002_CMD_IMMEDIATE, 1); / * advance 
swinging b uff er immedia t ely and update currently used delays * / 
/* upda t e c h4 turn on s ignal */ 
dS4002_update_state(DS4002_1_BASE, 4, state41, 
DS4002_WAIT, /* wait for the trigger time * / 
DS4002 LOW, /* after trigger e vent set output LOW * / 
DS4002=CONTINUE, /* continue with the next state * / 
0) ; /* n o loop counter or jump value * / 
ds4002_update_state(DS4002_1_BASE, 4, state42, 
D84002 DELAY (delay ) , / * a f ter the delay period * / 
DS4002=HIGH, /* set output HI GH * / 
DS4002 CONTINUE, /* continue with the next state * / 
0) ; / * no loop counter or jump value */ 
ds4002 update state (DS4002 1 BASE, 4, state43, 
DS4002_DELAY(turnon/ tu~n;n_freq) , / * after turnon_du t y / turnon_freq period * / 
DS4002 LOW, / * set out put LOW * / 
DS4002-GOTO, / * goto entry point (=first state) */ 
0) ; - / * no loop counter or jump value * / 
DS4002_EXEC_CMD(DS4002 l_BASE, DS4002 CMD_NEWDATA , 4 ); 
/ * advance swinging buffer to be used with the next delay * / 
dcdemand = s_dcdemand; 
Id = sId; 
stop = s_stop; 
dS2101_out(D82101_1_BASE, 1, dcdemand) ; 
ds2101_out_uni(DS2101_1_BASE, 3, Id ) ; 
ds2101 out uni(DS2101 1 BASE, 4, stop ) ; } - - - -
static void usr terminate (void ) 
static void usr_background (void) 
{ 
} 
INLINE 
/ ****** [EOF] *************************** * **** ******************************** 
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C.4 Control Desk Program 
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Appendix D 
Hysteresis Current Control Programs 
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D.I Initial m-file 
% == = ====== INITIALISING VALUES FOR Hysteresis SRM Lab ============= = = ======= 
clear 
turnsyeryhase 76 ; % number of turns per phase 
NR = 8 ; % number of rotor poles 
NS = 12; % number of stator poles 
NPH = 3 ; % number of phases 
CYCLE = 36 0 / NR; % repeat angle for lookup table = 
TURNS = turnsyeryhase / (NS / NPH ) ; % number o f turns for linkage flux 
Rph 0 . 1 7 ; % phase resistance 
J 0.0 04 ; % shaft inertia (RB2009 HP spool ) 
B = 0 . 0015 ; % assuming a damping coefficient 
VDC = 270; 
the taon = 5; 
thetao ff = thetaon + 15; 
i f thetaon < 0 
thetaon = 45 + thetaon; 
end 
speed_ref 
Tl 0; 
Ts 0 . 1; 
zeta = 1 .2; 
500 ; 
% tor que l oad (Nm) 
% settling time 
% damping ratio 
Bl Tl / (speed_ref* (2 *pi / 60 ) ) ; 
Kp 
Ki 
(8*J/ Ts ) - (B + Bl ) ; 
(4 / (Ts*zeta ))A 2 * J; 
%Idemd = 43; 
band 3 . 5; 
% Input DC Voltage 
% turn-on angle 
% turn-off angle for Lab 
% speed o f the machine in rpm 
% Kp in PI cont r ol 
% Ki in PI control 
l oad ( ' E : \ Matlab \ DCI n t _ Analys is \ sua v e_ f lux . t x t ' ) 
l oad ( 'E :\Matlab \ DC I nt_ Ana l ys i s \ s u a v e_ t orque . t x t ' ) 
% == ================== FLUX ========================== 
% Calcula ting flux table (fff ) 
% theta (deg ) ( the t a spline) - column , mm f (Nl ) (mm f spllne) - r ow 
q = 1 00; 
[m,n] = size (suav e flux ); 
mmf (2 :n) = [suav e flux (1 ,2: n ) ] ' ; 
mmf (l ) = 0; 
% Precision 
mmf_spline = [O: max (mmf ) / (q-1 ) :max( mmf ) ]' ; 
theta = [suav e flux (2: m, l ) ] , ; 
the ta s pline =-[ O: max( theta ) / (q-1 ) :max( theta)]'; 
% extract t arget flux 
45 deg 
= 19 
= 0.2 
f ( : ,2 : n) = s u a v e_flux (2 : m,2: n ) *4; 
in series 
% Multiply by ~ since the calls connect 
f( : , l ) = zeros (m-1 , l ) ; 
f o r k = 1 : l e n gth (t heta ) 
ff ( : , k ) = interp1 (mm f , f (k , :) , mmf_spline , 'cub i c ' ) ; 
e nd 
fff i nterp2( theta , mmf_ spline , ff , the t a_spline ' , mm f _ spline , 'cubic') ; 
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fli (0:max(max(f)) /( q-1) :max( max( f )))'; 
for k = l : q 
I_fn-psi_theta (:,k) interp1 (fff (: ,k ) ,mmf_spli ne ' , fli ); 
end 
f o r x = l : length (fli ) 
for j = l:length (fli) 
if isnan (I_fn-psi_theta (x, j )) 1 
I_fn-psi_theta (x ,j ) = 1; 
end 
end 
end 
for x = l:length(fli) 
for j = l : length(fli) 
if I_fn-psi_theta(x,j) 
I_fn-psi_theta(x,j) 
2,j))+I_fn-psi_theta(x-1,j) ; 
end 
end 
end 
1 
(I_fn-psi_theta(x-1,j)-I_fn-psi_theta (x -
% ===== ====== ================ TORQUE =============================== 
% Calculating torque table (ttt) 
% theta (deg) (theta spline ) - column , mm f (Ni) (mmf_spline ) - row 
[m,n] = size (suave_torque) ; 
t(:,2 : n) = suave_ torque(2 : m,2:n); 
for k = 1 : length (theta) 
tt(:,k) = interp1(mmf,t (k , :) ,mmf_spline, 'cubic' ) ; 
end 
ttt = interp2(theta,mmf_spline,tt,theta_spline' ,mmf_spline, ' cubic' ) ; 
% Using for calculating the referece current (Iref ) (fr om mm f ) from the rough torque (t o r ) 
tor = [0 3.5 8.79 14 . 5 19 25 30 . 25 35 . 5 46 . 58 55 74 .2 5 85 . 7 93 99 105]'; 
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D.2 Simulink program 
I rnlPflta I 
I s_Vref I 
Data Store 
Memory1 
01 
Data Store 
Memory2 
01 
1 s_stop I 
Data Store 
Memory3 
...----+l lrel Vrel 
Data Store 
Write 
1rTURNS 
~I~ ______ ~0~1 
Data Store Gain1 Vrel 
Read1 
1 0 I .8> .1 s_stop I 
STOP Gain Data Store 
Write1 
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I s speed duty H 1 0 1 
Data Store speed_duty 
Read2 
D.3 Real Time Model C-file 
/***************************************************************************** * 
Include file Hyst speed_usr.c: 
Definition of functions for user-defined initialization , 
system 1/0, and background process code. 
RTI1005 4 .6 (05-Dec - 2003) 
Thu Dec 1 6 16 :09:32 2010 
Copyright (c) 1997-2003 dSPACE GmbH, GERMANY 
******************************************** ********** *********************** 1 
/* == = = = === = ===== == ==== = ==================== = ======== = ====================== * 
1* Define file vers i on macro . Never change this value. ============= *1 
1* == ============= ========================================== ============= === * / 
tf lpf ill" USER CODE FILE VERSION 5 
- -1* ==== ======= == ================================ ============================ */ 
1* Insert #include directives for header files here. *1 
I 11 1 url, 
ii inc 1 uri 
+i ill' luck' 
it inc 1 wll:-" 
" C: \ DSPACE\ DS1 00 5 \ RTLib \ brtenv. h" 
"c : \ DSPACE \ DS1 00 5 \ RTLib\ ds4 002.h" 
"c: \ DSPACE \ DS10 05 \ RTLib \ phsint . h" 
"c : \ DSPACE\ DS1005 \ RTLib \ ds21 01 . h" 
H If de fined ( INLINE ) 
jj rlcflllE 
!Ie 1 :e 
it deillH:' 
Ikllcli f 
INLINE static inline 
INLINE static 
dsfloat read_freq = 400, read_ duty 
dsfloat t_freq[5] , t_duty [5] 
0 . 5, ped , fr e q, dut y; 
long edge [12] , time[1 2 ] 
long i, c ount , j; 
dsfloat Vref = 0 . 5, stop = 0.0; 
static voi d usr initiali z e (void ) 
d s 4 00 2 init (DS400 2 1 BASE ); 1* initialize DS4002 board *1 
d S4 002=r e ad_ init (DS4002_1_BASE ,3, DS4 002_BOTH , 0) ; 
ds 21 01 init (DS 2 1 01 1 BASE ); 1* initialize DS2101 board *1 
ds 2101- set ran ge (DS21 01 1 BASE,1 , DS2 1 01_RNG1 0U); 
ds 2 1 01-set- range (DS 2 1 01=1=BASE, 2, DS2 1 0 1_RNG1 0U) } -
{ 
} 
INLINE void usr_sample_ input (void ) 
I NLINE void us r_inp u t (void) 
j = 0 ; 
count = 12; 
ds40 02 read ov e rlapped (DS4 002_1_BASE ,3,&Count , edge , t i me ) 
for (i= O; i < (c ount - 2); i+ + ) 
{ 
if (edge [i ] ) * tru e rising, false falllng edge • 
{ 
)'")9 
_ .J 
ped = DS4 002_TIME2FLOAT (time[iJ - t ime [i+ 2J ) ; 
freq = 1 / (ped ) ; 
t_freq[jJ = freq; 
duty = DS4 00 2_TIME2FLOAT( time[i+1J - time [i +2J )/ped ; 
t_duty [jJ = duty; 
j++ ; 
} 
read_freq = (t_freq[lJ+t_freq[2J+t_freq[ 3 J+t_freq[4J+t_freq [OJ ) / 5 ; 
read_duty = (t_duty [lJ+t_duty [2 J+t_duty [3 J+t_duty[ 4J+t_duty [OJ ) / 5 ; 
s_speed_freq read_freq; 
s speed duty = read_duty; }- -
INLINE void usr output (void ) 
"{ -
Vref = s_Vref ; 
stop = s_stop ; 
ds2101 out_uni (DS2101_1_BASE, 1, Vref ); 
ds2101_out_ uni(DS2101_1_BASE, 2, stop ) ; 
} 
static void usr_terminate (void ) 
static void usr_ background (v oid ) 
H \.II ,tI t INLlNE 
/ ****** [EOF] ************************************************************* *** / 
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D.4 Control Desk Program 
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Vreflln1 
8nn .UU 
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Appendix E 
Extended Experimental Results 
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Figure E.1: Experimental results at 3Nm 100 rpm 
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Figure E.2: Experimental results at 3Nm 500 rpm 
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Figure E.3: Experimental results at 3Nm 1000 rpm 
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Figure E.4: Experimental results at 3Nm 2000 rpm 
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Figure E.5: Experimental results at 3Nm 3000 rpm 
245 
E.2 Load torque 2 Nm 
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Figure E.6: Experimental results at 2Nm 100 rpm 
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Figure E.7: Experimental results at 2Nm 500 rpm 
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Figure E.8: Experimental results at 2Nm 1000 rpm 
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Figure E.9: Experimental results at 2Nm 2000 rpm 
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Figure E.I0: Experimental results at 2Nm 3000 rpm 
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Figure E.11: Experimental results at INm 100 rpm 
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Figure E.12: Experimental results at 1 Nm 500 rpm 
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Figure E.13: Experimental results at INm 1000 rpm 
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Figure E.14: Experimental results at INm 2000 rpm 
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Figure E.15: Experimental results at 1Nm 3000 rpm 
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